{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:13:10Z","timestamp":1750306390472,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"European Social Fund (ESF)"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1145\/2801948.2801956","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T13:18:28Z","timestamp":1527772708000},"page":"419-423","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Scan chain based at-speed diagnosis in the presence of scan output compaction schemes"],"prefix":"10.1145","author":[{"given":"Helen-Maria","family":"Dounavi","sequence":"first","affiliation":[{"name":"University of Ioannina, Ioannina, Greece"}]},{"given":"Yiorgos","family":"Tsiatouhas","sequence":"additional","affiliation":[{"name":"University of Ioannina, Ioannina, Greece"}]},{"given":"Angela","family":"Arapoyanni","sequence":"additional","affiliation":[{"name":"University of Athens, Athens, Greece"}]}],"member":"320","published-online":{"date-parts":[[2015,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"L-T. Wang C-W. Wu and X. Wen 2006. VLSI Test Principles and Architectures Morgan and Kaufmann Publishers.   L-T. Wang C-W. Wu and X. Wen 2006. VLSI Test Principles and Architectures Morgan and Kaufmann Publishers."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.83"},{"key":"e_1_3_2_1_3_1","first-page":"198","volume-title":"Partner SRLs for Improved Shift Register Diagnostics. IEEE VLSI Test Symposium","author":"Schafer J. L.","year":"1992","unstructured":"J. L. Schafer , , 1992 . Partner SRLs for Improved Shift Register Diagnostics. IEEE VLSI Test Symposium , pp. 198 -- 201 . J. L. Schafer, et al, 1992. Partner SRLs for Improved Shift Register Diagnostics. IEEE VLSI Test Symposium, pp. 198--201."},{"key":"e_1_3_2_1_4_1","first-page":"704","volume-title":"IEEE International Test Conference","author":"Narayanan S.","year":"1997","unstructured":"S. Narayanan and A. Das , 1997. An Efficient Scheme to Diagnose Scan Chains . IEEE International Test Conference , pp. 704 -- 713 , 1997 . S. Narayanan and A. Das, 1997. An Efficient Scheme to Diagnose Scan Chains. IEEE International Test Conference, pp. 704--713, 1997."},{"issue":"5","key":"e_1_3_2_1_5_1","first-page":"881","author":"Narayanan S.","year":"1999","unstructured":"S. Narayanan and A. Das , 1999 . Flip-Flop Design and Technique for Scan Chain Diagnosis. U.S. Patent , no. 5 , 881 ,067. S. Narayanan and A. Das, 1999. Flip-Flop Design and Technique for Scan Chain Diagnosis. U.S. Patent, no. 5,881,067.","journal-title":"Flip-Flop Design and Technique for Scan Chain Diagnosis. U.S. Patent"},{"key":"e_1_3_2_1_6_1","first-page":"571","volume-title":"Asia-Pacific Design Automation Conf.","author":"Wang F.","unstructured":"F. Wang , Y. Hu , H. Li and X. Li , 2008. A Design-for-Diagnosis Technique for Diagnosing both Scan Chain Faults and Combinational Circuit Faults . Asia-Pacific Design Automation Conf. , pp. 571 -- 576 . F. Wang, Y. Hu, H. Li and X. Li, 2008. A Design-for-Diagnosis Technique for Diagnosing both Scan Chain Faults and Combinational Circuit Faults. Asia-Pacific Design Automation Conf., pp. 571--576."},{"key":"e_1_3_2_1_7_1","first-page":"250","volume-title":"Diagnosis of Scan Path Failures. IEEE VLSI Test Symposium","author":"Edirisooriya S.","unstructured":"S. Edirisooriya and G. Edirisooriya , 1995 . Diagnosis of Scan Path Failures. IEEE VLSI Test Symposium , pp. 250 -- 255 . S. Edirisooriya and G. Edirisooriya, 1995. Diagnosis of Scan Path Failures. IEEE VLSI Test Symposium, pp. 250--255."},{"key":"e_1_3_2_1_8_1","first-page":"217","volume-title":"Diagnosis of Scan Chain Failures. International Symposium on Defect and Fault Tolerance in VLSI Systems","author":"Wu Y.","year":"1998","unstructured":"Y. Wu , 1998 . Diagnosis of Scan Chain Failures. International Symposium on Defect and Fault Tolerance in VLSI Systems , pp. 217 -- 222 . Y. Wu, 1998. Diagnosis of Scan Chain Failures. International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 217--222."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848800"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.858267"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.32"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.11"},{"key":"e_1_3_2_1_13_1","first-page":"17.2","volume-title":"Detection and Diagnosis of Static Scan Cell Internal Defect. IEEE International Test Conference","author":"Guo R.","year":"2008","unstructured":"R. Guo , , 2008 . Detection and Diagnosis of Static Scan Cell Internal Defect. IEEE International Test Conference , p. 17.2 . R. Guo, et al, 2008. Detection and Diagnosis of Static Scan Cell Internal Defect. IEEE International Test Conference, p. 17.2."},{"key":"e_1_3_2_1_14_1","first-page":"30.3","volume-title":"Compressed Pattern Diagnosis for Scan Chain Failure. IEEE International Test Conf.","author":"Huang Y.","unstructured":"Y. Huang , W-T. Cheng and J. Raijski , 2005 . Compressed Pattern Diagnosis for Scan Chain Failure. IEEE International Test Conf. , p. 30.3 . Y. Huang, W-T. Cheng and J. Raijski, 2005. Compressed Pattern Diagnosis for Scan Chain Failure. IEEE International Test Conf., p. 30.3."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043758"},{"key":"e_1_3_2_1_16_1","first-page":"45","volume-title":"Cheng, 2007. Fault Dictionary Based Scan Chain Failure Diagnosis. IEEE Asian Test Symp.","author":"Guo R.","unstructured":"R. Guo , Y. Huang and W-T . Cheng, 2007. Fault Dictionary Based Scan Chain Failure Diagnosis. IEEE Asian Test Symp. , pp. 45 -- 50 . R. Guo, Y. Huang and W-T. Cheng, 2007. Fault Dictionary Based Scan Chain Failure Diagnosis. IEEE Asian Test Symp., pp. 45--50."},{"key":"e_1_3_2_1_17_1","first-page":"1000","volume-title":"Improving Compressed Test Pattern Generation for Multiple Scan Chain Failure Diagnosis. Design Automation and Test in Europe Conference","author":"Tang X.","year":"2009","unstructured":"X. Tang , , 2009 . Improving Compressed Test Pattern Generation for Multiple Scan Chain Failure Diagnosis. Design Automation and Test in Europe Conference , pp. 1000 -- 1005 . X. Tang, et al, 2009. Improving Compressed Test Pattern Generation for Multiple Scan Chain Failure Diagnosis. Design Automation and Test in Europe Conference, pp. 1000--1005."},{"volume-title":"IEEE European Test Symposium.","author":"Tang X.","key":"e_1_3_2_1_18_1","unstructured":"X. Tang , R. Guo , W-T. Cheng , S.M. Reddy and Y. Huang , 2009. Improving Diagnostic Test Generation for Scan Chain Failures using Multi-Cycle Scan Patterns . IEEE European Test Symposium. X. Tang, R. Guo, W-T. Cheng, S.M. Reddy and Y. Huang, 2009. Improving Diagnostic Test Generation for Scan Chain Failures using Multi-Cycle Scan Patterns. IEEE European Test Symposium."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.36"},{"key":"e_1_3_2_1_20_1","volume-title":"Selective and Accurate Fail Data Capture in Compression Environment for","volume":"8","author":"Khoche A.","unstructured":"A. Khoche , D. Chindamo , M. Braun and M. Fischer , 2006 . Selective and Accurate Fail Data Capture in Compression Environment for Volume Diagnostics. IEEE Int. Test Conference, p. 8 .1. A. Khoche, D. Chindamo, M. Braun and M. Fischer, 2006. Selective and Accurate Fail Data Capture in Compression Environment for Volume Diagnostics. IEEE Int. Test Conference, p. 8.1."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"L-T. Wang C. Stroud and N. Touba 2008. System on Chip Test Architectures. Morgan Kaufmann Publishers.   L-T. Wang C. Stroud and N. Touba 2008. System on Chip Test Architectures. Morgan Kaufmann Publishers.","DOI":"10.1016\/B978-012373973-5.50007-3"}],"event":{"name":"PCI '15: 19th Panhellenic Conference on Informatics","acronym":"PCI '15","location":"Athens Greece"},"container-title":["Proceedings of the 19th Panhellenic Conference on Informatics"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2801948.2801956","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2801948.2801956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:13Z","timestamp":1750223233000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2801948.2801956"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":21,"alternative-id":["10.1145\/2801948.2801956","10.1145\/2801948"],"URL":"https:\/\/doi.org\/10.1145\/2801948.2801956","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]},"assertion":[{"value":"2015-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}