{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:13:10Z","timestamp":1750306390862,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T00:00:00Z","timestamp":1443657600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1145\/2801948.2801967","type":"proceedings-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T13:18:28Z","timestamp":1527772708000},"page":"413-418","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A CAD tool for custom magnitude comparators"],"prefix":"10.1145","author":[{"given":"Ioannis","family":"Petrousov","sequence":"first","affiliation":[{"name":"University of Western Macedonia, Kozani, Greece"}]},{"given":"Minas","family":"Dasygenis","sequence":"additional","affiliation":[{"name":"University of Western Macedonia, Kozani, Greece"}]}],"member":"320","published-online":{"date-parts":[[2015,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665678"},{"key":"e_1_3_2_1_2_1","volume-title":"74F85 4-bit magnitude comparator product specification, 9","author":"Semiconductors Phillips","year":"1994","unstructured":"Phillips Semiconductors . 74F85 4-bit magnitude comparator product specification, 9 1994 . 9397-750-05067. Phillips Semiconductors. 74F85 4-bit magnitude comparator product specification, 9 1994. 9397-750-05067."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275775"},{"key":"e_1_3_2_1_4_1","first-page":"110","article-title":"A low power 8-bit magnitude comparator with small transistor count using hybrid ptl\/cmos logic","volume":"12","author":"Geetanjali Y. M.","year":"2011","unstructured":"Y. M. Geetanjali Sharma1, Uma Nirmal2 . A low power 8-bit magnitude comparator with small transistor count using hybrid ptl\/cmos logic . IJCEM International Journal of Computational Engineering & Management , 12 : 110 -- 115 , apr 2011 . ISSN:2230-7893. Y. M. Geetanjali Sharma1, Uma Nirmal2. A low power 8-bit magnitude comparator with small transistor count using hybrid ptl\/cmos logic. IJCEM International Journal of Computational Engineering & Management, 12:110--115, apr 2011. ISSN:2230-7893.","journal-title":"IJCEM International Journal of Computational Engineering & Management"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464531"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2148"},{"key":"e_1_3_2_1_7_1","unstructured":"S. D. Binary relative magnitude comparator May 5 1959. US Patent 2 885 655.  S. D. Binary relative magnitude comparator May 5 1959. US Patent 2 885 655."},{"key":"e_1_3_2_1_8_1","volume-title":"Aug. 18","author":"Robert R.","year":"1959","unstructured":"R. Robert . Electronic magnitude comparator , Aug. 18 1959 . US Patent 2,900,620. R. Robert. Electronic magnitude comparator, Aug. 18 1959. US Patent 2,900,620."},{"key":"e_1_3_2_1_9_1","unstructured":"N. C. Electronic magnitude comparator June 3 1958. US Patent 2 837 732.  N. C. Electronic magnitude comparator June 3 1958. US Patent 2 837 732."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2003.1301720"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON.2014.7030447"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"Computers and Communications (ICAECC), 2014 International Conference on","author":"Ajitha D.","year":"2014","unstructured":"D. Ajitha , K. Ramanaiah , and V. Sumalatha . A novel design of cascading serial bit-stream magnitude comparator using qca. In Advances in Electronics , Computers and Communications (ICAECC), 2014 International Conference on , pages 1 -- 6 , Oct 2014 . D. Ajitha, K. Ramanaiah, and V. Sumalatha. A novel design of cascading serial bit-stream magnitude comparator using qca. In Advances in Electronics, Computers and Communications (ICAECC), 2014 International Conference on, pages 1--6, Oct 2014."},{"key":"e_1_3_2_1_13_1","volume-title":"IJCEM","author":"Sharma G.","year":"2011","unstructured":"G. Sharma and Y. Misra . A low power 8-bit magnitude comparator with small transistor count using hybrid ptl\/cmos logic . IJCEM , May 2011 . G. Sharma and Y. Misra. A low power 8-bit magnitude comparator with small transistor count using hybrid ptl\/cmos logic. IJCEM, May 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRAIE.2014.6909270"},{"key":"e_1_3_2_1_15_1","volume-title":"January","author":"Anjuli S.","year":"2013","unstructured":"S. Anjuli . 2-bit magnitude comparator design using different logic styles. Engineering Science Invention, 2(1) , January 2013 . S. Anjuli. 2-bit magnitude comparator design using different logic styles. Engineering Science Invention, 2(1), January 2013."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2012.6381040"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"J. Decaluwe. MyHDL July 2015.  J. Decaluwe. MyHDL July 2015.","DOI":"10.1149\/MA2015-03\/3\/611"},{"key":"e_1_3_2_1_18_1","unstructured":"P. Schaumont. GEZEL 2013.  P. Schaumont. GEZEL 2013."},{"key":"e_1_3_2_1_19_1","unstructured":"Spiral 2010.  Spiral 2010."},{"key":"e_1_3_2_1_20_1","volume-title":"Sept. 30","author":"Lai H.","year":"1980","unstructured":"H. Lai . N-bit magnitude comparator of free design , Sept. 30 1980 . US Patent 4,225,849. H. Lai. N-bit magnitude comparator of free design, Sept. 30 1980. US Patent 4,225,849."},{"key":"e_1_3_2_1_21_1","volume-title":"Digital Design and Computer Architecture","author":"Harris D.","year":"2012","unstructured":"D. Harris and S. Harris . Digital Design and Computer Architecture , Second Edition. Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2 nd edition, 2012 . D. Harris and S. Harris. Digital Design and Computer Architecture, Second Edition. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2nd edition, 2012."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"D. Crockford. The application\/json media type for javascript object notation (json). Internet RFC 4627 July 2006.  D. Crockford. The application\/json media type for javascript object notation (json). Internet RFC 4627 July 2006.","DOI":"10.17487\/rfc4627"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2014.6850659"}],"event":{"name":"PCI '15: 19th Panhellenic Conference on Informatics","acronym":"PCI '15","location":"Athens Greece"},"container-title":["Proceedings of the 19th Panhellenic Conference on Informatics"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2801948.2801967","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2801948.2801967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:14Z","timestamp":1750223234000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2801948.2801967"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":23,"alternative-id":["10.1145\/2801948.2801967","10.1145\/2801948"],"URL":"https:\/\/doi.org\/10.1145\/2801948.2801967","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]},"assertion":[{"value":"2015-10-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}