{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T12:12:21Z","timestamp":1756383141718,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,11,15]],"date-time":"2015-11-15T00:00:00Z","timestamp":1447545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003030","name":"Ag\u00e8ncia de Gesti\u00f3 d'Ajuts Universitaris i de Recerca","doi-asserted-by":"publisher","award":["2013 BP_B 00243"],"award-info":[{"award-number":["2013 BP_B 00243"]}],"id":[{"id":"10.13039\/501100003030","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["ERC-AG 321253"],"award-info":[{"award-number":["ERC-AG 321253"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003176","name":"Ministerio de Educaci\u00f3n, Cultura y Deporte","doi-asserted-by":"publisher","award":["FPU2013\/06982"],"award-info":[{"award-number":["FPU2013\/06982"]}],"id":[{"id":"10.13039\/501100003176","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["JCI-2012-15047"],"award-info":[{"award-number":["JCI-2012-15047"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006050","name":"Consejo Interinstitucional de Ciencia y Tecnolog\u00eda","doi-asserted-by":"publisher","award":["TIN2012-34557"],"award-info":[{"award-number":["TIN2012-34557"]}],"id":[{"id":"10.13039\/501100006050","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,11,15]]},"DOI":"10.1145\/2807591.2807599","type":"proceedings-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T13:07:31Z","timestamp":1445951251000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Exploiting asynchrony from exact forward recovery for DUE in iterative solvers"],"prefix":"10.1145","author":[{"given":"Luc","family":"Jaulmes","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Casas","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jes\u00fas","family":"Labarta","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,11,15]]},"reference":[{"key":"e_1_3_2_1_2_1","volume-title":"AMD","author":"Manual Architecture Programmer's","year":"2011","unstructured":"AMD64 Architecture Programmer's Manual , volume 2 : System Programming, chapter 9 . AMD , 2011 . AMD64 Architecture Programmer's Manual, volume 2: System Programming, chapter 9. AMD, 2011."},{"key":"e_1_3_2_1_3_1","volume-title":"Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods","author":"Berry M.","year":"1994","unstructured":"M. Berry , R. Barrett , T. Chan , J. Demmel , J. Donato , J. Dongarra , V. Eijkhout , R. Pozo , C. Romine , and H. Van der Vorst . Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods , 2 nd Edition. Society for Industrial Mathematics , 1994 . M. Berry, R. Barrett, T. Chan, J. Demmel, J. Donato, J. Dongarra, V. Eijkhout, R. Pozo, C. Romine, and H. Van der Vorst. Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods, 2nd Edition. Society for Industrial Mathematics, 1994.","edition":"2"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3100"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063428"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29740-3_28"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009347767"},{"key":"e_1_3_2_1_8_1","volume-title":"Towards Exascale Resilience: 2014 update. Supercomput. front. innov., 1(1):5--28","author":"Cappello F.","year":"2014","unstructured":"F. Cappello , A. Geist , W. Gropp , S. Kale , B. Kramer , and M. Snir . Towards Exascale Resilience: 2014 update. Supercomput. front. innov., 1(1):5--28 , 2014 . F. Cappello, A. Geist, W. Gropp, S. Kale, B. Kramer, and M. Snir. Towards Exascale Resilience: 2014 update. Supercomput. front. innov., 1(1):5--28, 2014."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304590"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1996130.1996142"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442533"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2493123.2462920"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"e_1_3_2_1_14_1","first-page":"503","volume-title":"ISQED","author":"Degalahal V.","year":"2004","unstructured":"V. Degalahal , R. Ramanarayanan , N. Vijaykrishnan , Y. Xie , and M. Irwin . The effect of threshold voltages on the soft error rate . In ISQED , pages 503 -- 508 , 2004 . V. Degalahal, R. Ramanarayanan, N. Vijaykrishnan, Y. Xie, and M. Irwin. The effect of threshold voltages on the soft error rate. In ISQED, pages 503--508, 2004."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/645455.654207"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063443"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089014.1089021"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"key":"e_1_3_2_1_22_1","volume-title":"Supporting next generation RAS Servers. White paper","author":"Family Intel\u00ae Xeon\u00ae","year":"2011","unstructured":"Intel\u00ae Xeon\u00ae Processor E7 Family : Supporting next generation RAS Servers. White paper , Intel Corporation , 2011 . Intel\u00ae Xeon\u00ae Processor E7 Family: Supporting next generation RAS Servers. White paper, Intel Corporation, 2011."},{"key":"e_1_3_2_1_23_1","volume-title":"Intel Corporation","author":"Architectures Software Developer's Intel\u00ae","year":"2014","unstructured":"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual rev. 51, volume 3B : System Programming Guide, Part 2, chapter 15--16 . Intel Corporation , 2014 . Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual rev. 51, volume 3B: System Programming Guide, Part 2, chapter 15--16. Intel Corporation, 2014."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"e_1_3_2_1_26_1","first-page":"159","volume-title":"Linux Kongress","author":"Kleen A.","year":"2010","unstructured":"A. Kleen . mcelog : memory error handling in user space . In Linux Kongress , pages 159 -- 166 , 2010 . A. Kleen. mcelog: memory error handling in user space. In Linux Kongress, pages 159--166, 2010."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1137\/040620394"},{"key":"e_1_3_2_1_28_1","first-page":"6","volume-title":"USENIX ATC","author":"Li X.","year":"2010","unstructured":"X. Li , M. Huang , K. Shen , and L. Chu . A realistic evaluation of memory hardware errors and software system susceptibility . In USENIX ATC , pages 6 -- 6 , 2010 . X. Li, M. Huang, K. Shen, and L. Chu. A realistic evaluation of memory hardware errors and software system susceptibility. In USENIX ATC, pages 6--6, 2010."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.18"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956570"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1954.1057465"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"e_1_3_2_1_33_1","volume-title":"An introduction to the conjugate gradient method without the agonizing pain. Technical report","author":"Shewchuk J. R.","year":"1994","unstructured":"J. R. Shewchuk . An introduction to the conjugate gradient method without the agonizing pain. Technical report , Carnegie Mellon University , 1994 . J. R. Shewchuk. An introduction to the conjugate gradient method without the agonizing pain. Technical report, Carnegie Mellon University, 1994."},{"key":"e_1_3_2_1_34_1","first-page":"123","volume-title":"ISCA","author":"Sorin D.","year":"2002","unstructured":"D. Sorin , M. Martin , M. Hill , and D. Wood . SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery . In ISCA , pages 123 -- 134 , 2002 . D. Sorin, M. Martin, M. Hill, and D. Wood. SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery. In ISCA, pages 123--134, 2002."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2015.17"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.13"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13217-9_6"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.106"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"}],"event":{"name":"SC15: The International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Austin Texas","acronym":"SC15"},"container-title":["Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2807591.2807599","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2807591.2807599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:42Z","timestamp":1750225422000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2807591.2807599"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11,15]]},"references-count":36,"alternative-id":["10.1145\/2807591.2807599","10.1145\/2807591"],"URL":"https:\/\/doi.org\/10.1145\/2807591.2807599","relation":{},"subject":[],"published":{"date-parts":[[2015,11,15]]},"assertion":[{"value":"2015-11-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}