{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T00:13:40Z","timestamp":1768522420391,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,11,15]],"date-time":"2016-11-15T00:00:00Z","timestamp":1479168000000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["B599861"],"award-info":[{"award-number":["B599861"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["0954107"],"award-info":[{"award-number":["0954107"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,11,15]]},"DOI":"10.1145\/2807591.2807659","type":"proceedings-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T09:07:31Z","timestamp":1445936851000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":39,"title":["Frugal ECC"],"prefix":"10.1145","author":[{"given":"Jungrae","family":"Kim","sequence":"first","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Sullivan","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Lyong","family":"Gong","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mattan","family":"Erez","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,11,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","unstructured":"A. A. Hwang I. A. Stefanovici and B. Schroeder \"Cosmic Rays Don't Strike Twice: Understanding the Nature of DRAM Errors and the Implications for System Design \" in Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS) 2012. 10.1145\/2150976.2150989","DOI":"10.1145\/2150976.2150989"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389100"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_3_2_1_6_1","first-page":"B1","article-title":"Transparent error correction code memory system and method","volume":"117","author":"Danilak R.","year":"2006","unstructured":"R. Danilak, \"Transparent error correction code memory system and method,\" U.S. Patent US7 117 421 B1, October, 2006. {Online}. Available: http:\/\/www.google.com\/patents\/US7117421","journal-title":"U.S. Patent US7"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"e_1_3_2_1_8_1","first-page":"B2","article-title":"ECC implementation in non-ECC components","volume":"135","author":"Haertel M. J.","year":"2012","unstructured":"M. J. Haertel, R. S. Polzin, A. Kocev, and M. B. Steinman, \"ECC implementation in non-ECC components,\" U.S. Patent US8 135 935 B2, March, 2012. {Online}. Available: http:\/\/www.google.com\/patents\/US8135935","journal-title":"U.S. Patent US8"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337192"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503243"},{"key":"e_1_3_2_1_11_1","unstructured":"Advanced Micro Devices (AMD) Inc. \"BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors \" Jan 2013."},{"key":"e_1_3_2_1_12_1","volume-title":"Reliability, Availability, and Serviceability","year":"2011","unstructured":"Intel corp., \"Intel Xeon Processor E7 Family: Reliability, Availability, and Serviceability,\" 2011."},{"key":"e_1_3_2_1_13_1","first-page":"46","article-title":"Oracle SPARC Server RAS Comparison","author":"Inc.","year":"1909","unstructured":"Oracle, Inc., \"Oracle SPARC Server RAS Comparison.\" {Online}. Available: http:\/\/www.oracle.com\/us\/products\/servers-storage\/servers\/sparc-enterprise\/sparc-ras-comparison-190946.pdf","journal-title":"{Online}. Available: http:\/\/www.oracle.com\/us\/products\/servers-storage\/servers\/sparc-enterprise\/sparc-ras-comparison-"},{"key":"e_1_3_2_1_14_1","unstructured":"Hewlett-Packard \"How memory RAS technologies can enhance the uptime of HP ProLiant servers \" 2013."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.62"},{"key":"e_1_3_2_1_16_1","volume-title":"The Implications of Different DRAM Protection Techniques on Datacenter TCO,\" in Proceedings of the Workshop on Silicon Errors in Logic--System Effects (SELSE)","author":"Nikolaou P.","year":"2015","unstructured":"P. Nikolaou, Y. Sazeides, M. Kleanthous, and L. Ndreu, \"The Implications of Different DRAM Protection Techniques on Datacenter TCO,\" in Proceedings of the Workshop on Silicon Errors in Logic--System Effects (SELSE), 2015."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.68"},{"key":"e_1_3_2_1_18_1","volume-title":"MemZip: Exploring unconventional benefits from memory compression,\" in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)","author":"Shafiee A.","year":"2014","unstructured":"A. Shafiee, M. Taassori, R. Balasubramonian, and A. Davis, \"MemZip: Exploring unconventional benefits from memory compression,\" in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2014."},{"key":"e_1_3_2_1_19_1","volume-title":"Bamboo ECC: Strong, Safe, and Flexible Codes for Reliable Computer Memory,\" in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)","author":"Kim J.","year":"2015","unstructured":"J. Kim, M. Sullivan, and M. Erez, \"Bamboo ECC: Strong, Safe, and Flexible Codes for Reliable Computer Memory,\" in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2015."},{"key":"e_1_3_2_1_20_1","unstructured":"Sun Microsystems Inc. \"T2 core microarchitecture specification.\" {Online}. Available: http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/t2-06-opensparct2-core-microarch-1537749.html"},{"key":"e_1_3_2_1_21_1","unstructured":"Advanced Micro Devices (AMD) Inc. \"Kernel developer's guide for AMD NPT family 0Fh processors \" 2007. {Online}. Available: http:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/325591.pdf"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503243"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540724"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360154"},{"key":"e_1_3_2_1_25_1","unstructured":"A. R. Alameldeen and D. A. Wood \"Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches \" Technical Report 1500 Computer Sciences Department University of Wisconsin-Madison Tech. Rep. 2004."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0287"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"e_1_3_2_1_29_1","volume-title":"2013 IEEE 31st International Conference on","author":"Chen L.","year":"2013","unstructured":"L. Chen, Y. Cao, and Z. Zhang, \"Free ECC: An efficient error protection for compressed last-level caches,\" in Computer Design (ICCD), 2013 IEEE 31st International Conference on, 2013."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750377"},{"key":"e_1_3_2_1_31_1","first-page":"B2","article-title":"Reliability support in memory systems without error correcting code support","volume":"8","author":"Stracovsky H.","year":"2013","unstructured":"H. Stracovsky, M. Espig, V. W. Lee, and D. Kim, \"Reliability support in memory systems without error correcting code support,\" U.S. Patent US 8 495 464 B2, 2013.","journal-title":"U.S. Patent US"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"D. Huffman \"A Method for the Construction of Minimum-Redundancy Codes \" Proceedings of the IRE 1952.","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"e_1_3_2_1_33_1","volume-title":"CPU 2006","author":"Standard Performance Evaluation Corporation","year":"2006","unstructured":"Standard Performance Evaluation Corporation, \"SPEC CPU 2006.\" {Online}. Available: http:\/\/www.spec.org\/cpu2006\/"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_35_1","unstructured":"\"The Princeton Application Repository for Shared-Memory Computers (PARSEC).\" {Online}. Available: http:\/\/parsec.cs.princeton.edu\/"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2125903"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_38_1","unstructured":"PARSEC Group \"A Memo on Exploration of SPLASH-2 Input Sets \" 2011."},{"key":"e_1_3_2_1_39_1","unstructured":"T. J. Dell \"A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory \" IBM Microelectronics Division November 1997."},{"key":"e_1_3_2_1_40_1","volume-title":"FAULTSIM: A fast, configurable memory-resilience simulator,\" in The Memory Forum: In conjunction with ISCA","author":"Roberts D.","unstructured":"D. Roberts and P. Nair, \"FAULTSIM: A fast, configurable memory-resilience simulator,\" in The Memory Forum: In conjunction with ISCA, vol. 41."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_3_2_1_43_1","unstructured":"\"The VIPS file format.\" {Online}. Available: {http:\/\/www.vips.ecs.soton.ac.uk\/supported\/current\/doc\/html\/libvips\/file-format.html}"},{"key":"e_1_3_2_1_44_1","unstructured":"Micron Technology Co. \"Calculating Memory System Power for DDR3 \" http:\/\/www.micron.com\/-\/media\/Documents\/Products\/Technical%20Note\/DRAM\/TN41_01DDR3_Power.pdf 2007."},{"key":"e_1_3_2_1_45_1","unstructured":"\"The gem5 Simulator System: A Modular Platform for Computer System Architecture Research \" http:\/\/www.gem5.org\/."},{"key":"e_1_3_2_1_46_1","unstructured":"Synopsys Inc. \"Design Compiler I-2013.12-SP5-2 \" September 2014."},{"key":"e_1_3_2_1_47_1","unstructured":"Taiwan Semiconductor Manufacturing Company \"40nm CMOS Standard Cell Library v120b \" 2009."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.89"}],"event":{"name":"SC15: The International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Austin Texas","acronym":"SC15","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2807591.2807659","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2807591.2807659","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2807591.2807659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:44:45Z","timestamp":1763459085000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2807591.2807659"}},"subtitle":["efficient and versatile memory error protection through fine-grained compression"],"short-title":[],"issued":{"date-parts":[[2015,11,15]]},"references-count":48,"alternative-id":["10.1145\/2807591.2807659","10.1145\/2807591"],"URL":"https:\/\/doi.org\/10.1145\/2807591.2807659","relation":{},"subject":[],"published":{"date-parts":[[2015,11,15]]},"assertion":[{"value":"2015-11-15","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}