{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:37Z","timestamp":1763466517339,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,16]],"date-time":"2015-10-16T00:00:00Z","timestamp":1444953600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1223233"],"award-info":[{"award-number":["1223233"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10,16]]},"DOI":"10.1145\/2808414.2808420","type":"proceedings-article","created":{"date-parts":[[2015,10,6]],"date-time":"2015-10-06T15:22:12Z","timestamp":1444144932000},"page":"31-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":41,"title":["Security-Aware Design Flow for 2.5D IC Technology"],"prefix":"10.1145","author":[{"given":"Yang","family":"Xie","sequence":"first","affiliation":[{"name":"University of Maryland, College Park, College Park, MD, USA"}]},{"given":"Chongxi","family":"Bao","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, College Park, MD, USA"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, College Park, MD, USA"}]}],"member":"320","published-online":{"date-parts":[[2015,10,16]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Hardware security: Threat models and metrics,\" in ICCAD","author":"Rostami M.","year":"2013","unstructured":"M. Rostami , F. Koushanfar , J. Rajendran , and R. Karri , \" Hardware security: Threat models and metrics,\" in ICCAD , 2013 . M. Rostami, F. Koushanfar, J. Rajendran, and R. Karri, \"Hardware security: Threat models and metrics,\" in ICCAD, 2013."},{"key":"e_1_3_2_1_2_1","volume-title":"Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation.,\" in USENIX Security","author":"Imeson F.","year":"2013","unstructured":"F. Imeson , A. Emtenan , S. Garg , and M. V. Tripunitara , \" Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation.,\" in USENIX Security , 2013 . F. Imeson, A. Emtenan, S. Garg, and M. V. Tripunitara, \"Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation.,\" in USENIX Security, 2013."},{"key":"e_1_3_2_1_3_1","volume-title":"bandwidth, and power efficiency,\" Xilinx White Paper: Virtex-7 FPGAs","author":"Dorsey P.","year":"2010","unstructured":"P. Dorsey , \"Xilinx stacked silicon interconnect technology delivers breakthrough fpga capacity , bandwidth, and power efficiency,\" Xilinx White Paper: Virtex-7 FPGAs , 2010 . P. Dorsey, \"Xilinx stacked silicon interconnect technology delivers breakthrough fpga capacity, bandwidth, and power efficiency,\" Xilinx White Paper: Virtex-7 FPGAs, 2010."},{"key":"e_1_3_2_1_4_1","volume-title":"Is split manufacturing secure?,\" in DATE","author":"Rajendran J.","year":"2013","unstructured":"J. Rajendran , O. Sinanoglu , and R. Karri , \" Is split manufacturing secure?,\" in DATE , 2013 . J. Rajendran, O. Sinanoglu, and R. Karri, \"Is split manufacturing secure?,\" in DATE, 2013."},{"volume-title":"rep","year":"2008","key":"e_1_3_2_1_5_1","unstructured":"Tezzarron Semiconductors, \"3D-ICs and integrated circuit security,\" in Tech. rep , 2008 . Tezzarron Semiconductors, \"3D-ICs and integrated circuit security,\" in Tech. rep, 2008."},{"key":"e_1_3_2_1_6_1","volume-title":"Building trusted ICs using split fabrication,\" in HOST","author":"Vaidyanathan K.","year":"2014","unstructured":"K. Vaidyanathan , B. P. Das , E. Sumbul , R. Liu , and L. Pileggi , \" Building trusted ICs using split fabrication,\" in HOST , 2014 . K. Vaidyanathan, B. P. Das, E. Sumbul, R. Liu, and L. Pileggi, \"Building trusted ICs using split fabrication,\" in HOST, 2014."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"e_1_3_2_1_8_1","volume-title":"Regaining trust in VLSI design: Design-for-trust techniques,\" Proceedings of the IEEE","author":"Rajendran J.","year":"2014","unstructured":"J. Rajendran , O. Sinanoglu , and R. Karri , \" Regaining trust in VLSI design: Design-for-trust techniques,\" Proceedings of the IEEE , 2014 . J. Rajendran, O. Sinanoglu, and R. Karri, \"Regaining trust in VLSI design: Design-for-trust techniques,\" Proceedings of the IEEE, 2014."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488767"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"e_1_3_2_1_11_1","volume-title":"A linear-time heuristic for improving network partitions,\" in DAC","author":"Fiduccia C. M.","year":"1982","unstructured":"C. M. Fiduccia and R. M. Mattheyses , \" A linear-time heuristic for improving network partitions,\" in DAC , 1982 . C. M. Fiduccia and R. M. Mattheyses, \"A linear-time heuristic for improving network partitions,\" in DAC, 1982."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"e_1_3_2_1_13_1","volume-title":"Proc. IEEE Int. Symp. Circuits and Systems","author":"Brglez F.","year":"1985","unstructured":"F. Brglez , \"Neutral netlist of ten combinational benchmark circuits and a target translator in FORTRAN,\" in Special session on ATPG and fault simulation , Proc. IEEE Int. Symp. Circuits and Systems , 1985 . F. Brglez, \"Neutral netlist of ten combinational benchmark circuits and a target translator in FORTRAN,\" in Special session on ATPG and fault simulation, Proc. IEEE Int. Symp. Circuits and Systems, 1985."},{"key":"e_1_3_2_1_14_1","unstructured":"ITC'99 Benchmarks {Online}. Available: http:\/\/www.cad.polito.it\/downloads\/tools\/itc99.html.  ITC'99 Benchmarks {Online}. Available: http:\/\/www.cad.polito.it\/downloads\/tools\/itc99.html."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.536711"}],"event":{"name":"CCS'15: The 22nd ACM Conference on Computer and Communications Security","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"],"location":"Denver Colorado USA","acronym":"CCS'15"},"container-title":["Proceedings of the 5th International Workshop on Trustworthy Embedded Devices"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2808414.2808420","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2808414.2808420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:41Z","timestamp":1750227161000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2808414.2808420"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10,16]]},"references-count":15,"alternative-id":["10.1145\/2808414.2808420","10.1145\/2808414"],"URL":"https:\/\/doi.org\/10.1145\/2808414.2808420","relation":{},"subject":[],"published":{"date-parts":[[2015,10,16]]},"assertion":[{"value":"2015-10-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}