{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:01Z","timestamp":1750306441748,"version":"3.41.0"},"reference-count":63,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2016,1,28]],"date-time":"2016-01-28T00:00:00Z","timestamp":1453939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2016,1,28]]},"abstract":"<jats:p>The size required to store an array is crucial for an embedded system, as it affects the memory size, the energy per memory access, and the overall system cost. Existing techniques for finding the minimum number of resources required to store an array are less efficient for codes with large loops and not regularly occurring memory accesses. They have to approximate the accessed parts of the array leading to overestimation of the required resources. Otherwise, their exploration time is increased with an increase over the number of the different accessed parts of the array. We propose a methodology to compute the minimum resources required for storing an array which keeps the exploration time low and provides a near-optimal result for regularly and non-regularly occurring memory accesses and overlapping writes and reads.<\/jats:p>","DOI":"10.1145\/2818643","type":"journal-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T20:37:54Z","timestamp":1454359074000},"page":"1-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Array Size Computation under Uniform Overlapping and Irregular Accesses"],"prefix":"10.1145","volume":"21","author":[{"given":"Angeliki","family":"Kritikakou","sequence":"first","affiliation":[{"name":"IRISA and University of Rennes 1, Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"IMEC and KU Catholic University Leuven"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilios","family":"Kelefouras","sequence":"additional","affiliation":[{"name":"University of Patras, Patras, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Costas","family":"Goutis","sequence":"additional","affiliation":[{"name":"University of Patras, Patras, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,1,28]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0244-0"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/74818.74822"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture. 46--57","author":"Ball T.","key":"e_1_2_1_3_1","unstructured":"T. Ball and J. R. Larus . 1996. Efficient path profiling . In Proceedings of the International Symposium on Microarchitecture. 46--57 . T. Ball and J. R. Larus. 1996. Efficient path profiling. In Proceedings of the International Symposium on Microarchitecture. 46--57."},{"key":"e_1_2_1_4_1","series-title":"Lecture Notes in Mathematics","volume-title":"Stochastic Geometry","author":"Barany I.","unstructured":"I. Barany . 2007. Random polytopes, convex bodies, and approximation . In Stochastic Geometry . Lecture Notes in Mathematics , Vol. 1892 , Springer , Berlin , 77--118. I. Barany. 2007. Random polytopes, convex bodies, and approximation. In Stochastic Geometry. Lecture Notes in Mathematics, Vol. 1892, Springer, Berlin, 77--118."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/358315.358392"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10958-008-9144-x"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008181319813"},{"key":"e_1_2_1_8_1","unstructured":"F. Catthoor S. Wuytack E. D. Greef F. Franssen L. Nachtergaele and H. D. Man. 1998. System-level transformations for low power data transfer & storage. In Low-Power CMOS Design. IEEE 609--618.  F. Catthoor S. Wuytack E. D. Greef F. Franssen L. Nachtergaele and H. D. Man. 1998. System-level transformations for low power data transfer & storage. In Low-Power CMOS Design. IEEE 609--618."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289915"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/346023.346031"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002049"},{"key":"e_1_2_1_12_1","unstructured":"P. Clauss D. Garbervetsky V. Loechner and S. Verdoolaege. 2012. Polyhedral techniques for parametric memory requirement estimation. In Energy-Aware Memory Management for Embedded Multimedia Systems: A Computer-Aided Design Approach. Chapter 4. CRC Press New York 117--149.  P. Clauss D. Garbervetsky V. Loechner and S. Verdoolaege. 2012. Polyhedral techniques for parametric memory requirement estimation. In Energy-Aware Memory Management for Embedded Multimedia Systems: A Computer-Aided Design Approach. Chapter 4. CRC Press New York 117--149."},{"volume-title":"Proceedings of the International Conference on Parallel and Distributed Computing. 375--382","author":"Cohen A.","key":"e_1_2_1_13_1","unstructured":"A. Cohen and V. Lefebvre . 1999. Storage mapping optimization for parallel programs . In Proceedings of the International Conference on Parallel and Distributed Computing. 375--382 . A. Cohen and V. Lefebvre. 1999. Storage mapping optimization for parallel programs. In Proceedings of the International Conference on Parallel and Distributed Computing. 375--382."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929947"},{"volume-title":"Proceedings of the International Workshop on Languages and Compilers for Parallel Computing.","author":"Creusillet B.","key":"e_1_2_1_15_1","unstructured":"B. Creusillet and F. Irigoin . 1996. Exact vs. approximate array region analyses . In Proceedings of the International Workshop on Languages and Compilers for Parallel Computing. B. Creusillet and F. Irigoin. 1996. Exact vs. approximate array region analyses. In Proceedings of the International Workshop on Languages and Compilers for Parallel Computing."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.167"},{"key":"e_1_2_1_17_1","unstructured":"E. De. Greef F. Catthoor and H. D. Man. 1996. Reducing storage size for static control programs mapped onto parallel architectures. In Dagstuhl Seminar on Loop Parallelisation. 728--735.  E. De. Greef F. Catthoor and H. D. Man. 1996. Reducing storage size for static control programs mapped onto parallel architectures. In Dagstuhl Seminar on Loop Parallelisation. 728--735."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(97)00089-6"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90045-Q"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/361237.361242"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55406"},{"volume-title":"Proceedings of the NORCHIP. 1--6.","author":"Filippopoulos I.","key":"e_1_2_1_22_1","unstructured":"I. Filippopoulos , F. Catthoor , P. G. Kjeldsberg , E. Hammari , and J. Huisken . 2012. Memory-aware system scenario approach energy impact . In Proceedings of the NORCHIP. 1--6. I. Filippopoulos, F. Catthoor, P. G. Kjeldsberg, E. Hammari, and J. Huisken. 2012. Memory-aware system scenario approach energy impact. In Proceedings of the NORCHIP. 1--6."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-014-9145-6"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.238445"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455232"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00722-4_17"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.107"},{"volume-title":"Proceedings of the International Conference on Computational Science. 2058--2067","author":"Janjusic T.","key":"e_1_2_1_29_1","unstructured":"T. Janjusic , K. Kavi , and B. Potter . 2011. Gleipnir: A memory analysis tool . In Proceedings of the International Conference on Computational Science. 2058--2067 . T. Janjusic, K. Kavi, and B. Potter. 2011. Gleipnir: A memory analysis tool. In Proceedings of the International Conference on Computational Science. 2058--2067."},{"volume-title":"Proceedings of the European Design and Test Conference. 288","author":"Jha P. K.","key":"e_1_2_1_30_1","unstructured":"P. K. Jha and N. D. Dutt . 1997. Library mapping for memories . In Proceedings of the European Design and Test Conference. 288 . P. K. Jha and N. D. Dutt. 1997. Library mapping for memories. In Proceedings of the European Design and Test Conference. 288."},{"key":"e_1_2_1_31_1","doi-asserted-by":"crossref","unstructured":"B. Juurlink M. Alvarez-Mesa C. Chi A. Azevedo C. Meenderinck and A. Ramirez. 2012. Understanding the application: An overview of the h.264 Standard. In Scalable Parallel Programming Applied to H.264\/AVC Decoding. Springer Berlin 5--15.  B. Juurlink M. Alvarez-Mesa C. Chi A. Azevedo C. Meenderinck and A. Ramirez. 2012. Understanding the application: An overview of the h.264 Standard. In Scalable Parallel Programming Applied to H.264\/AVC Decoding. Springer Berlin 5--15.","DOI":"10.1007\/978-1-4614-2230-3_2"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/373243.360219"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.814257"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/989995.989996"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2534383"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431213"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2579677"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture. 330--335","author":"Lee C.","key":"e_1_2_1_38_1","unstructured":"C. Lee , M. Potkonjak , and W. H. Mangione-Smith . 1997. MediaBench: A tool for evaluating & synthesizing multimedia & communicatons systems . In Proceedings of the International Symposium on Microarchitecture. 330--335 . C. Lee, M. Potkonjak, and W. H. Mangione-Smith. 1997. MediaBench: A tool for evaluating & synthesizing multimedia & communicatons systems. In Proceedings of the International Symposium on Microarchitecture. 330--335."},{"key":"e_1_2_1_39_1","doi-asserted-by":"crossref","unstructured":"L. H. Lee E. P. Chew K. C. Tan and Y. Han. 2007. An optimization model for storage yard management in transshipment hubs. In Container Terminals and Cargo Systems. Springer Berlin 107--129.  L. H. Lee E. P. Chew K. C. Tan and Y. Han. 2007. An optimization model for storage yard management in transshipment hubs. In Container Terminals and Cargo Systems. Springer Berlin 107--129.","DOI":"10.1007\/978-3-540-49550-5_6"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 728--735","author":"Lippens P. E.","key":"e_1_2_1_40_1","unstructured":"P. E. Lippens , J. L. Van Meerbergen , W. Verhaegh , and A. van der Werf. 1993. Allocation of multiport memories for hierarchical data stream . In Proceedings of the International Conference on Computer-Aided Design. 728--735 . P. E. Lippens, J. L. Van Meerbergen, W. Verhaegh, and A. van der Werf. 1993. Allocation of multiport memories for hierarchical data stream. In Proceedings of the International Conference on Computer-Aided Design. 728--735."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/158511.158515"},{"volume-title":"Proceedings of the Workshop Optimizations for DSP and Embedded Systems.","author":"Meister B.","key":"e_1_2_1_43_1","unstructured":"B. Meister and S. Verdoolaege . 2008. Polynomial approximations in the polytope model: Bringing the power of quasi-polynomials to the masses . In Proceedings of the Workshop Optimizations for DSP and Embedded Systems. B. Meister and S. Verdoolaege. 2008. Polynomial approximations in the polytope model: Bringing the power of quasi-polynomials to the masses. In Proceedings of the Workshop Optimizations for DSP and Embedded Systems."},{"key":"e_1_2_1_44_1","first-page":"213","article-title":"Specification and simulation front-end for hardware synthesis of DSP applications","volume":"2","author":"Nachtergaele L.","year":"1992","unstructured":"L. Nachtergaele , I. Bolsens , and H. D. Man . 1992 . Specification and simulation front-end for hardware synthesis of DSP applications . International J. Comput. Simul. 2 , 213 -- 2291 . L. Nachtergaele, I. Bolsens, and H. D. Man. 1992. Specification and simulation front-end for hardware synthesis of DSP applications. International J. Comput. Simul. 2, 213--2291.","journal-title":"International J. Comput. Simul."},{"volume-title":"Proceedings of the International Symposium on Workload Characterization.","author":"Nethercote N.","key":"e_1_2_1_45_1","unstructured":"N. Nethercote , R. Walsh , and J. Fitzhardinge . 2006. Building workload characterization tools with Valgrind . In Proceedings of the International Symposium on Workload Characterization. N. Nethercote, R. Walsh, and J. Fitzhardinge. 2006. Building workload characterization tools with Valgrind. In Proceedings of the International Symposium on Workload Characterization."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/509705.509708"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513836"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"e_1_2_1_49_1","unstructured":"L. N. Pouchet. 2012. Polybenchmarks benchmark suite. http:\/\/www.cse.ohio-state.edu\/&sim;pouchet\/software\/polybench\/.  L. N. Pouchet. 2012. Polybenchmarks benchmark suite. http:\/\/www.cse.ohio-state.edu\/&sim;pouchet\/software\/polybench\/."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378523"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/565816.503287"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2207222.2207224"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.80162"},{"volume-title":"Proceedings of the International Symposium on Code Generation and Optimization. 291","author":"So B.","key":"e_1_2_1_54_1","unstructured":"B. So , M. W. Hall , and H. E. Ziegler . 2004. Custom data layout for memory parallelism . In Proceedings of the International Symposium on Code Generation and Optimization. 291 . B. So, M. W. Hall, and H. E. Ziegler. 2004. Custom data layout for memory parallelism. In Proceedings of the International Symposium on Code Generation and Optimization. 291."},{"key":"e_1_2_1_55_1","volume-title":"Lecture Notes in Computer Science","volume":"2294","author":"Tronon R.","unstructured":"R. Tronon , M. Bruynooghe , G. Janssens , and F. Catthoor . 2002. Storage size reduction by in-place mapping of arrays. In Verification, Model Checking, and Abstract Interpretation . Lecture Notes in Computer Science , Vol. 2294 . Springer, Berlin, 167--181. ISBN 978-3-540-43631-7. http:\/\/dx.doi.org\/10.1007\/3-540-47813-2_12 10.1007\/3-540-47813-2_12 R. Tronon, M. Bruynooghe, G. Janssens, and F. Catthoor. 2002. Storage size reduction by in-place mapping of arrays. In Verification, Model Checking, and Abstract Interpretation. Lecture Notes in Computer Science, Vol. 2294. Springer, Berlin, 167--181. ISBN 978-3-540-43631-7. http:\/\/dx.doi.org\/10.1007\/3-540-47813-2_12"},{"volume-title":"Proceedings of the Workshop on VLSI Signal Processing. 397--406","author":"van Swaaij M.","key":"e_1_2_1_56_1","unstructured":"M. van Swaaij , F. Micha , F. Catthoor , and H. D. Man . 1992. Automating high level control flow transformations for DSP memory management . In Proceedings of the Workshop on VLSI Signal Processing. 397--406 . M. van Swaaij, F. Micha, F. Catthoor, and H. D. Man. 1992. Automating high level control flow transformations for DSP memory management. In Proceedings of the Workshop on VLSI Signal Processing. 397--406."},{"key":"e_1_2_1_57_1","unstructured":"P. Vanbroekhoven G. Janssens M. Bruynooghe H. Corporaal and F. Catthoor. 2003. A step towards a scalable dynamic single assignment conversion. Technical Report. KU Leuven.  P. Vanbroekhoven G. Janssens M. Bruynooghe H. Corporaal and F. Catthoor. 2003. A step towards a scalable dynamic single assignment conversion. Technical Report. KU Leuven."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1007\/11575467_22"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278353"},{"key":"e_1_2_1_60_1","unstructured":"S. Verdoolaege. 2013. Barvinok. http:\/\/barvinok.gforge.inria.fr\/.  S. Verdoolaege. 2013. Barvinok. http:\/\/barvinok.gforge.inria.fr\/."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-006-1231-0"},{"volume-title":"Proceedings of the International Conference on Computational Science. 440--447","author":"Weidendorfer J.","key":"e_1_2_1_62_1","unstructured":"J. Weidendorfer , M. Kowarschik , and C. Trinitis . 2004. A tool suite for simulation based analysis of memory access behavior . In Proceedings of the International Conference on Computational Science. 440--447 . J. Weidendorfer, M. Kowarschik, and C. Trinitis. 2004. A tool suite for simulation based analysis of memory access behavior. In Proceedings of the International Conference on Computational Science. 440--447."},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.736124"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818643","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2818643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:42:49Z","timestamp":1750225369000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818643"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,28]]},"references-count":63,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,1,28]]}},"alternative-id":["10.1145\/2818643"],"URL":"https:\/\/doi.org\/10.1145\/2818643","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2016,1,28]]},"assertion":[{"value":"2014-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-01-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}