{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T22:13:37Z","timestamp":1778883217649,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,5]],"date-time":"2015-10-05T00:00:00Z","timestamp":1444003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10,5]]},"DOI":"10.1145\/2818950.2818951","type":"proceedings-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T12:37:04Z","timestamp":1445949424000},"page":"3-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Interconnect-Memory Challenges for Multi-chip, Silicon Interposer Systems"],"prefix":"10.1145","author":[{"given":"Gabriel H.","family":"Loh","sequence":"first","affiliation":[{"name":"AMD Research, Advanced Micro Devices, Inc."}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, University of Toronto and AMD Research, Advanced Micro Devices, Inc."}]},{"given":"Ajaykumar","family":"Kannan","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, University of Toronto"}]},{"given":"Yasuko","family":"Eckert","sequence":"additional","affiliation":[{"name":"AMD Research, Advanced Micro Devices, Inc."}]}],"member":"320","published-online":{"date-parts":[[2015,10,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"June 16, 2015.","author":"Devices Advanced Micro","unstructured":"Advanced Micro Devices , Inc. AMD Ushers in a New Era of PC Gaming with Radeon\u2122 R9 and R7 300 Series Graphics Line-Up including World's First Graphics Family with Revolutionary HBM Technology. Press Release from http:\/\/www.amd.com , June 16, 2015. Advanced Micro Devices, Inc. AMD Ushers in a New Era of PC Gaming with Radeon\u2122 R9 and R7 300 Series Graphics Line-Up including World's First Graphics Family with Revolutionary HBM Technology. Press Release from http:\/\/www.amd.com, June 16, 2015."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133571"},{"key":"e_1_3_2_1_3_1","volume-title":"Intl. Symp. on Microarchitecture","author":"Black B.","year":"2013","unstructured":"B. Black . Die Stacking is Happening . In Intl. Symp. on Microarchitecture , Davis, CA , December 2013 . B. Black. Die Stacking is Happening. In Intl. Symp. on Microarchitecture, Davis, CA, December 2013."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118395"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369763"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 2nd Workshop on Near-Data Processing","author":"Eckert Y.","year":"2014","unstructured":"Y. Eckert , N. Jayasena , and G. Loh . Thermal feasibility of die-stacked processing in memory . In Proceedings of the 2nd Workshop on Near-Data Processing , December 2014 . Y. Eckert, N. Jayasena, and G. Loh. Thermal feasibility of die-stacked processing in memory. In Proceedings of the 2nd Workshop on Near-Data Processing, December 2014."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"e_1_3_2_1_10_1","volume-title":"NVidia GPU Technology Conference: Keynote. Technical report","author":"Huang J.-H.","year":"2013","unstructured":"J.-H. Huang . NVidia GPU Technology Conference: Keynote. Technical report , March 2013 . J.-H. Huang. NVidia GPU Technology Conference: Keynote. Technical report, March 2013."},{"key":"e_1_3_2_1_11_1","unstructured":"JEDEC. High Bandwidth Memory (HBM) DRAM. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235.  JEDEC. High Bandwidth Memory (HBM) DRAM. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.45"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"e_1_3_2_1_14_1","volume-title":"ISSCC","author":"Kim J.-S.","year":"2011","unstructured":"J.-S. Kim , C. Oh , H. Lee , D. Lee , H.-R. Hwang , S. Hwang , B. Na , J. Moon , J.-G. Kim , H. Park , J.-W. Ryu , K. Park , S.-K. Kang , S.-Y. Kim , H. Kim , J.-M. Bang , H. Cho , M. Jang , C. Han , J.-B. Lee , K. Kyung , J.-S. Choi , and Y.-H. Jun . A 1.2V 12.8GB\/s 2 Gb Mobile Wide-I\/ O DRAM with 4\u00d7128 I\/ Os Using TSV- Based Stacking . In ISSCC , 2011 . J.-S. Kim, C. Oh, H. Lee, D. Lee, H.-R. Hwang, S. Hwang, B. Na, J. Moon, J.-G. Kim, H. Park, J.-W. Ryu, K. Park, S.-K. Kang, S.-Y. Kim, H. Kim, J.-M. Bang, H. Cho, M. Jang, C. Han, J.-B. Lee, K. Kyung, J.-S. Choi, and Y.-H. Jun. A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4\u00d7128 I\/Os Using TSV-Based Stacking. In ISSCC, 2011."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.18"},{"key":"e_1_3_2_1_16_1","volume-title":"SHAW-3","author":"Loh G. H.","year":"2012","unstructured":"G. H. Loh , N. Jayasena , K. McGrath , M. O'Connor , S. Reinhardt , and J. Chung . Challenges in Heterogeneous Die-Stacked and Off-Chip Memory Systems . In SHAW-3 , 2012 . G. H. Loh, N. Jayasena, K. McGrath, M. O'Connor, S. Reinhardt, and J. Chung. Challenges in Heterogeneous Die-Stacked and Off-Chip Memory Systems. In SHAW-3, 2012."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110470"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056027"},{"key":"e_1_3_2_1_19_1","volume-title":"24th Hot Chips","author":"Nussbaum S.","year":"2012","unstructured":"S. Nussbaum . AMD \"Trinity\" APU. In 24th Hot Chips , Stanford , CA , August 2012 . S. Nussbaum. AMD \"Trinity\" APU. In 24th Hot Chips, Stanford, CA, August 2012."},{"key":"e_1_3_2_1_20_1","first-page":"249","volume-title":"the Electronic Components and Technology Conference","author":"Okoro C.","year":"2007","unstructured":"C. Okoro , M. Gonzalez , B. Vandevelde , B. Swinnen , G. Eneman , S. Stoukatch , E. Beyne , and D. Vandepitte . Analysis of the Induced Stresses in Silicon During Thermocompression Cu-Cu Bonding of Cu-Through-Vias in 3D-SIC Architecture . In the Electronic Components and Technology Conference , pages 249 -- 255 , Reno, NV , May 2007 . C. Okoro, M. Gonzalez, B. Vandevelde, B. Swinnen, G. Eneman, S. Stoukatch, E. Beyne, and D. Vandepitte. Analysis of the Induced Stresses in Silicon During Thermocompression Cu-Cu Bonding of Cu-Through-Vias in 3D-SIC Architecture. In the Electronic Components and Technology Conference, pages 249--255, Reno, NV, May 2007."},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 2nd Workshop on Near Data Processing","author":"Patti R.","year":"2014","unstructured":"R. Patti . How 3D is changing the machine . In Proceedings of the 2nd Workshop on Near Data Processing , December 2014 . R. Patti. How 3D is changing the machine. In Proceedings of the 2nd Workshop on Near Data Processing, December 2014."},{"key":"e_1_3_2_1_22_1","first-page":"23","article-title":"Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem","author":"Pawlowski J. T.","year":"2011","unstructured":"J. T. Pawlowski . Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem . In Hot Chips 23 , 2011 . J. T. Pawlowski. Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem. In Hot Chips 23, 2011.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278636"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_28_1","unstructured":"Tezzaron Semiconductor. WWW Site. http:\/\/www.tezzaron.com.  Tezzaron Semiconductor. WWW Site. http:\/\/www.tezzaron.com."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.108"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"}],"event":{"name":"MEMSYS '15: International Symposium on Memory Systems","location":"Washington DC DC USA","acronym":"MEMSYS '15"},"container-title":["Proceedings of the 2015 International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818951","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2818950.2818951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:17Z","timestamp":1750223237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818951"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10,5]]},"references-count":30,"alternative-id":["10.1145\/2818950.2818951","10.1145\/2818950"],"URL":"https:\/\/doi.org\/10.1145\/2818950.2818951","relation":{},"subject":[],"published":{"date-parts":[[2015,10,5]]},"assertion":[{"value":"2015-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}