{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:13:13Z","timestamp":1750306393459,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,5]],"date-time":"2015-10-05T00:00:00Z","timestamp":1444003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Interconnect Focus Center"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["0855110"],"award-info":[{"award-number":["0855110"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10,5]]},"DOI":"10.1145\/2818950.2818952","type":"proceedings-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T12:37:04Z","timestamp":1445949424000},"page":"11-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Near Data Processing"],"prefix":"10.1145","author":[{"given":"Syed Minhaj","family":"Hassan","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia"}]},{"given":"Sudhakar","family":"Yalamanchili","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, Georgia"}]}],"member":"320","published-online":{"date-parts":[[2015,10,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Ddr4 bank groups in embedded applications","author":"Allan G.","year":"2013","unstructured":"G. Allan . Ddr4 bank groups in embedded applications . May 2013 . G. Allan. Ddr4 bank groups in embedded applications. May 2013."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155647"},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"2006 International Symposium on","author":"Beyne E.","year":"2006","unstructured":"E. Beyne . 3d system integration technologies. In VLSI Technology, Systems, and Applications , 2006 International Symposium on , pages 1 -- 9 , april 2006 . E. Beyne. 3d system integration technologies. In VLSI Technology, Systems, and Applications, 2006 International Symposium on, pages 1--9, april 2006."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/995703"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.33"},{"key":"e_1_3_2_1_7_1","volume-title":"In Proceedings of the 2nd Workshop on Managed Many-Core Systems, MMCS'09","author":"Lira C. J.","year":"2009","unstructured":"C. J. Lira and A. Gonz\u00c3\u0105lez . Analysis of non-uniform cache architecture policies for chip-multiprocessors using the parsec benchmark suite . In In Proceedings of the 2nd Workshop on Managed Many-Core Systems, MMCS'09 , Washington D.C, (USA ), March 2009 . C. J. Lira and A.Gonz\u00c3\u0105lez. Analysis of non-uniform cache architecture policies for chip-multiprocessors using the parsec benchmark suite. In In Proceedings of the 2nd Workshop on Managed Many-Core Systems, MMCS'09, Washington D.C, (USA), March 2009."},{"key":"e_1_3_2_1_8_1","unstructured":"Kersey Chad. QSim - QEMU-based Emulation Library for Microarchitecture Simulation.  Kersey Chad. QSim - QEMU-based Emulation Library for Microarchitecture Simulation."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382159"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"e_1_3_2_1_12_1","volume-title":"Hot Chips","author":"Pawlowski J.","year":"2011","unstructured":"J. Pawlowski . Hybrid memory cube: Breakthrough dram performance with a fundamentally re-architected dram subsystem . In Hot Chips , 2011 . J. Pawlowski. Hybrid memory cube: Breakthrough dram performance with a fundamentally re-architected dram subsystem. In Hot Chips, 2011."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.54"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536287"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_17_1","volume-title":"NSF Workshop on Emerging Technologies for Interconnects (WETI)","author":"Sandhu G.","year":"2012","unstructured":"G. Sandhu . Dram scaling & bandwidth challenges. In NSF Workshop on Emerging Technologies for Interconnects (WETI) , Washington, DC, USA , Feb 2012 . G. Sandhu. Dram scaling & bandwidth challenges. In NSF Workshop on Emerging Technologies for Interconnects (WETI), Washington, DC, USA, Feb 2012."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.91"},{"key":"e_1_3_2_1_20_1","volume-title":"Wide i\/o single data rate (wide i\/o sdr) (jesd229)","author":"Standard J.","year":"2011","unstructured":"J. Standard . Wide i\/o single data rate (wide i\/o sdr) (jesd229) . Dec. 2011 . J. Standard. Wide i\/o single data rate (wide i\/o sdr) (jesd229). Dec. 2011."},{"key":"e_1_3_2_1_21_1","volume-title":"Ddr4 sdram standard (ddr4) (jesd79-4a)","author":"Standard J.","year":"2013","unstructured":"J. Standard . Ddr4 sdram standard (ddr4) (jesd79-4a) . Nov. 2013 . J. Standard. Ddr4 sdram standard (ddr4) (jesd79-4a). Nov. 2013."},{"key":"e_1_3_2_1_22_1","unstructured":"J. Standard. High bandwidth memory (hbm) dram (jesd235). Oct. 2013.  J. Standard. High bandwidth memory (hbm) dram (jesd235). Oct. 2013."},{"key":"e_1_3_2_1_23_1","unstructured":"J. Standard. Low power double data rate 4 (lpddr4) (jesd209-4). August 2014.  J. Standard. Low power double data rate 4 (lpddr4) (jesd209-4). August 2014."},{"key":"e_1_3_2_1_24_1","volume-title":"Wide i\/o 2 (wideio2) (jesd229-2)","author":"Standard J.","year":"2014","unstructured":"J. Standard . Wide i\/o 2 (wideio2) (jesd229-2) . August 2014 . J. Standard. Wide i\/o 2 (wideio2) (jesd229-2). August 2014."},{"key":"e_1_3_2_1_25_1","volume-title":"Hbm explained: Can stacked memory give amd the edge it needs?","author":"Walton M.","year":"2015","unstructured":"M. Walton . Hbm explained: Can stacked memory give amd the edge it needs? May 2015 . M. Walton. Hbm explained: Can stacked memory give amd the edge it needs? May 2015."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.04.019"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844466"},{"key":"e_1_3_2_1_28_1","volume-title":"Thermal feasibility of die-stacked processing in memory","author":"Yasuko Eckert G. H. L.","year":"2014","unstructured":"G. H. L. Yasuko Eckert , Nuwan Jayasena . Thermal feasibility of die-stacked processing in memory . December 2014 . G. H. L. Yasuko Eckert, Nuwan Jayasena. Thermal feasibility of die-stacked processing in memory. December 2014."},{"key":"e_1_3_2_1_29_1","volume-title":"Foundry tsv enablement for 2.5d\/3d chip stacking","author":"Yu R.","year":"2012","unstructured":"R. Yu . Foundry tsv enablement for 2.5d\/3d chip stacking . August 2012 . R. Yu. Foundry tsv enablement for 2.5d\/3d chip stacking. August 2012."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_31_1","volume-title":"et al, \"3d-maps: 3d massively parallel processor with stacked memory,\" in Solid-State Circuits Conference (ISSCC)","author":"D. H.","year":"2012","unstructured":"D. H. K. et al, \"3d-maps: 3d massively parallel processor with stacked memory,\" in Solid-State Circuits Conference (ISSCC) , 2012 IEEE International , feb. 2012. D. H. K. et al, \"3d-maps: 3d massively parallel processor with stacked memory,\" in Solid-State Circuits Conference (ISSCC), 2012 IEEE International, feb. 2012."}],"event":{"name":"MEMSYS '15: International Symposium on Memory Systems","acronym":"MEMSYS '15","location":"Washington DC DC USA"},"container-title":["Proceedings of the 2015 International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818952","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2818950.2818952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:17Z","timestamp":1750223237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818952"}},"subtitle":["Impact and Optimization of 3D Memory System Architecture on the Uncore"],"short-title":[],"issued":{"date-parts":[[2015,10,5]]},"references-count":31,"alternative-id":["10.1145\/2818950.2818952","10.1145\/2818950"],"URL":"https:\/\/doi.org\/10.1145\/2818950.2818952","relation":{},"subject":[],"published":{"date-parts":[[2015,10,5]]},"assertion":[{"value":"2015-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}