{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:13:12Z","timestamp":1750306392938,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,5]],"date-time":"2015-10-05T00:00:00Z","timestamp":1444003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10,5]]},"DOI":"10.1145\/2818950.2818961","type":"proceedings-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T12:37:04Z","timestamp":1445949424000},"page":"60-70","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["E-ECC"],"prefix":"10.1145","author":[{"given":"Hsing-Min","family":"Chen","sequence":"first","affiliation":[{"name":"Arizona State University"}]},{"given":"Akhil","family":"Arunkumar","sequence":"additional","affiliation":[{"name":"Arizona State University"}]},{"given":"Carole-Jean","family":"Wu","sequence":"additional","affiliation":[{"name":"Arizona State University"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"University of Michigan"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"Arizona State University"}]}],"member":"320","published-online":{"date-parts":[[2015,10,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IBM Microelectronics","author":"Dell T. J.","year":"1997","unstructured":"T. J. Dell . A white paper on the benefits of Chipkill-Corret ECC for PC server main memory . In IBM Microelectronics , 1997 . T. J. Dell. A white paper on the benefits of Chipkill-Corret ECC for PC server main memory. In IBM Microelectronics, 1997."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0307"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063445"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150989"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"International Conference for High Performance Computing, Networking, Storage and Analysis (SC)","author":"Sridharan V.","year":"2012","unstructured":"V. Sridharan and D. Liberty . A Field Study of DRAM Errors . In International Conference for High Performance Computing, Networking, Storage and Analysis (SC) , pages 1 -- 11 , Nov 2012 . V. Sridharan and D. Liberty. A Field Study of DRAM Errors. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), pages 1--11, Nov 2012."},{"key":"e_1_3_2_1_8_1","volume-title":"Aug","author":"Locklear D.","year":"2000","unstructured":"D. Locklear . Dell Enterprise System Group , Aug , 2000 . D. Locklear. Dell Enterprise System Group, Aug, 2000."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/59854"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/795669.796796"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.103"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_13_1","first-page":"285","volume-title":"LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems. In International Symposium on Computer Architecture (ISCA)","author":"Udipi A. N.","year":"2012","unstructured":"A. N. Udipi , N. Muralimanohar , R. Balsubramonian , A. Davis , and N. P. Jouppi . LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems. In International Symposium on Computer Architecture (ISCA) , pages 285 -- 296 , Jun. 2012 . A. N. Udipi, N. Muralimanohar, R. Balsubramonian, A. Davis, and N. P. Jouppi. LOT-ECC: Localized and Tiered Reliability Mechanisms for Commodity Memory Systems. In International Symposium on Computer Architecture (ISCA), pages 285--296, Jun. 2012."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522325"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503243"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"e_1_3_2_1_17_1","volume-title":"DRAM, Disk. Morgan Kaufmann","author":"Jacob B.","year":"2007","unstructured":"B. Jacob , S. Ng , and D. Wang . Memory Systems Cache , DRAM, Disk. Morgan Kaufmann ; first edition, 2007 . B. Jacob, S. Ng, and D. Wang. Memory Systems Cache, DRAM, Disk. Morgan Kaufmann; first edition, 2007."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"e_1_3_2_1_19_1","volume-title":"Extra Bits on SRAM and DRAM Errors - More Data From the Field. Silicon Errors in Logic - System Effects (SELSE-10)","author":"DeBardeleben N.","year":"2014","unstructured":"N. DeBardeleben , S. Blanchard , V. Sridharan , S. Gurumurthi , J. Stearley , K. Ferreira , and J. Shalf . Extra Bits on SRAM and DRAM Errors - More Data From the Field. Silicon Errors in Logic - System Effects (SELSE-10) , Stanford University , Apr. 2014 . N. DeBardeleben, S. Blanchard, V. Sridharan, S. Gurumurthi, J. Stearley, K. Ferreira, and J. Shalf. Extra Bits on SRAM and DRAM Errors - More Data From the Field. Silicon Errors in Logic - System Effects (SELSE-10), Stanford University, Apr. 2014."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569371"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337163"},{"key":"e_1_3_2_1_23_1","unstructured":"AMD64 architecture programmer's manual revision 3.17. 2011.  AMD64 architecture programmer's manual revision 3.17. 2011."},{"volume-title":"Features of the IBM eX5 Portfolio","year":"2012","key":"e_1_3_2_1_24_1","unstructured":"Reliability, Availibility, and Serviceability. Features of the IBM eX5 Portfolio . 2012 . Reliability, Availibility, and Serviceability. Features of the IBM eX5 Portfolio. 2012."},{"key":"e_1_3_2_1_25_1","volume-title":"Reliability, Availability and Serviceability: Advanced data integrity and resiliency support for mission-critical deployment","author":"Family Intel Xeon","year":"2011","unstructured":"Intel Xeon Processor E7 Family : Reliability, Availability and Serviceability: Advanced data integrity and resiliency support for mission-critical deployment . 2011 . Intel Xeon Processor E7 Family: Reliability, Availability and Serviceability: Advanced data integrity and resiliency support for mission-critical deployment. 2011."},{"key":"e_1_3_2_1_26_1","volume-title":"How memory RAS technologies can enhance the uptime of HP Proliant servers","author":"HP","year":"2013","unstructured":"HP : How memory RAS technologies can enhance the uptime of HP Proliant servers . 2013 . HP: How memory RAS technologies can enhance the uptime of HP Proliant servers. 2013."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"e_1_3_2_1_28_1","unstructured":"Memory for Dell Poweredge 12th Generation Servers. 2012.  Memory for Dell Poweredge 12th Generation Servers. 2012."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"volume-title":"DDR3 SDRAM System-Power Calculator","year":"2011","key":"e_1_3_2_1_31_1","unstructured":"Micron. DDR3 SDRAM System-Power Calculator , 2011 . Micron. DDR3 SDRAM System-Power Calculator, 2011."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035318"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009476"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-com:19952281"},{"key":"e_1_3_2_1_36_1","volume-title":"Algebraic Coding Theory","author":"Berlekamp R.","year":"1968","unstructured":"R. Berlekamp . Algebraic Coding Theory . McGraw-Hill , 1968 . R. Berlekamp. Algebraic Coding Theory. McGraw-Hill, 1968."}],"event":{"name":"MEMSYS '15: International Symposium on Memory Systems","acronym":"MEMSYS '15","location":"Washington DC DC USA"},"container-title":["Proceedings of the 2015 International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818961","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2818950.2818961","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:17Z","timestamp":1750223237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818961"}},"subtitle":["Low Power Erasure and Error Correction Schemes for Increasing Reliability of Commodity DRAM Systems"],"short-title":[],"issued":{"date-parts":[[2015,10,5]]},"references-count":36,"alternative-id":["10.1145\/2818950.2818961","10.1145\/2818950"],"URL":"https:\/\/doi.org\/10.1145\/2818950.2818961","relation":{},"subject":[],"published":{"date-parts":[[2015,10,5]]},"assertion":[{"value":"2015-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}