{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:40:06Z","timestamp":1750225206048,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,5]],"date-time":"2015-10-05T00:00:00Z","timestamp":1444003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1012070, CNS-1305220, CCF-1422331"],"award-info":[{"award-number":["CNS-1012070, CNS-1305220, CCF-1422331"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10,5]]},"DOI":"10.1145\/2818950.2818963","type":"proceedings-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T12:37:04Z","timestamp":1445949424000},"page":"78-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Achieving Yield, Density and Performance Effective DRAM at Extreme Technology Sizes"],"prefix":"10.1145","author":[{"given":"Bruce R.","family":"Childers","sequence":"first","affiliation":[{"name":"Department of Computer Science, University of Pittsburgh, Pittsburgh, PA 15260 USA"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA 15260 USA"}]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of Pittsburgh, Pittsburgh, PA 15260 USA"}]}],"member":"320","published-online":{"date-parts":[[2015,10,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.13"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300998"},{"key":"e_1_3_2_1_3_1","unstructured":"S. Electronics. DDR3L SDRAM Data Sheet -- K4B4G0846B.  S. Electronics. DDR3L SDRAM Data Sheet -- K4B4G0846B."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"e_1_3_2_1_5_1","volume-title":"Impact of DRAM design innovation on manufacturing profitability","author":"Flamm K.","year":"2010","unstructured":"K. Flamm . Impact of DRAM design innovation on manufacturing profitability , 2010 . http:\/\/www.future-fab.com\/documents.asp?d_ID=4763. K. Flamm. Impact of DRAM design innovation on manufacturing profitability, 2010. http:\/\/www.future-fab.com\/documents.asp?d_ID=4763."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_7_1","volume-title":"SMART Modular Technologies","author":"Gulachenski A.","year":"2004","unstructured":"A. Gulachenski . Increasing commodity memory module yield and reliability in server and high performance computing applications . SMART Modular Technologies , 2004 . A. Gulachenski. Increasing commodity memory module yield and reliability in server and high performance computing applications. SMART Modular Technologies, 2004."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1002\/9783527646340"},{"key":"e_1_3_2_1_9_1","volume-title":"Morgan Kaufmann","author":"Hennessy J.","year":"2006","unstructured":"J. Hennessy and D. Patterson . Computer Architecture: A Quantitative Approach . Morgan Kaufmann , 2006 . J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"e_1_3_2_1_12_1","unstructured":"ITRS Report 2012 Edition. http:\/\/www.itrs.net.  ITRS Report 2012 Edition. http:\/\/www.itrs.net."},{"key":"e_1_3_2_1_13_1","unstructured":"ITRS Report Yield Enhancement 2007 Edition. http:\/\/www.itrs.net.  ITRS Report Yield Enhancement 2007 Edition. http:\/\/www.itrs.net."},{"key":"e_1_3_2_1_14_1","volume-title":"September","author":"SDRAM","year":"2012","unstructured":"DDR4 SDRAM Standard (JESD79-4). http:\/\/www.jedec.org\/standards-documents\/docs\/jesd79-4 , September 2012 . DDR4 SDRAM Standard (JESD79-4). http:\/\/www.jedec.org\/standards-documents\/docs\/jesd79-4, September 2012."},{"key":"e_1_3_2_1_15_1","volume-title":"MIT","author":"Kang J.","year":"2010","unstructured":"J. Kang . A study of the DRAM industry. Master's thesis , MIT , 2010 . J. Kang. A study of the DRAM industry. Master's thesis, MIT, 2010."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1557425"},{"key":"e_1_3_2_1_17_1","volume-title":"Macsim: Simulator for heterogeneous architecture. Web site: code.google.com\/p\/macsim\/. {Online","author":"Kim H.","year":"2013","unstructured":"H. Kim , J. Lee , N. Lakshminarayana , J. Lim , and T. Pho . Macsim: Simulator for heterogeneous architecture. Web site: code.google.com\/p\/macsim\/. {Online ; accessed 20- Dec- 2013 }. H. Kim, J. Lee, N. Lakshminarayana, J. Lim, and T. Pho. Macsim: Simulator for heterogeneous architecture. Web site: code.google.com\/p\/macsim\/. {Online; accessed 20-Dec-2013}."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817524"},{"key":"e_1_3_2_1_19_1","volume-title":"Symp. on High Performance Computer Arch.","author":"Kim Y.","year":"2010","unstructured":"Y. Kim , D. Han , O. Mutlu , and M. Harchol-Balter . ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Int'l . Symp. on High Performance Computer Arch. , 2010 . Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In Int'l. Symp. on High Performance Computer Arch., 2010."},{"key":"e_1_3_2_1_20_1","first-page":"12","article-title":"Managing process variation in intel's 45nm cmos technology","author":"Kuhn K.","year":"2008","unstructured":"K. Kuhn , C. Kenyon , A. Kornfeld , M. Liu , A. Maheshwari , W. kai Shih , S. Sivakumar , G. Taylor , P. VanDerVoorn , and K. Zawadzki . Managing process variation in intel's 45nm cmos technology . Intel Technology Journal , 12 , 2008 . K. Kuhn, C. Kenyon, A. Kornfeld, M. Liu, A. Maheshwari, W. kai Shih, S. Sivakumar, G. Taylor, P. VanDerVoorn, and K. Zawadzki. Managing process variation in intel's 45nm cmos technology. Intel Technology Journal, 12, 2008.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.138"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360132"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.12"},{"key":"e_1_3_2_1_25_1","volume-title":"Symp. on High Performance Computer Architecture","author":"Lin W.-F.","year":"2001","unstructured":"W.-F. Lin , S. Reinhardt , and D. Burger . Reducing DRAM latencies with an integrated memory hierarchy design. In Int'l . Symp. on High Performance Computer Architecture , 2001 . W.-F. Lin, S. Reinhardt, and D. Burger. Reducing DRAM latencies with an integrated memory hierarchy design. In Int'l. Symp. on High Performance Computer Architecture, 2001."},{"key":"e_1_3_2_1_26_1","unstructured":"Chip makers gripe bitterly but litho costs keep soaring. http:\/\/www.eetimes.com\/document.asp?doc_id=1188612 1999.  Chip makers gripe bitterly but litho costs keep soaring. http:\/\/www.eetimes.com\/document.asp?doc_id=1188612 1999."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294857"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.895941"},{"key":"e_1_3_2_1_32_1","volume-title":"BSIM4.6.4 MOSFET Model -- User's Manual","author":"Morshed T. H.","year":"2009","unstructured":"T. H. Morshed , W. Yang , M. V. Dunga , X. Xi , J. He , W. Liu , M. Cao , X. Jin , J. J. Ou , M. Chan , A. M. Niknejad , and C. Hu . BSIM4.6.4 MOSFET Model -- User's Manual , 2009 . T. H. Morshed, W. Yang, M. V. Dunga, X. Xi, J. He, W. Liu, M. Cao, X. Jin, J. J. Ou, M. Chan, A. M. Niknejad, and C. Hu. BSIM4.6.4 MOSFET Model -- User's Manual, 2009."},{"key":"e_1_3_2_1_33_1","volume-title":"Electron Devices Meeting","author":"Mueller W.","year":"2005","unstructured":"W. Mueller , G. Aichmayr , W. Bergner , Challenges for the DRAM cell scaling to 40nm. In Int'l . Electron Devices Meeting , 2005 . W. Mueller, G. Aichmayr, W. Bergner, et al. Challenges for the DRAM cell scaling to 40nm. In Int'l. Electron Devices Meeting, 2005."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"e_1_3_2_1_36_1","unstructured":"Predictive technology model (ptm). http:\/\/ptm.asu.edu.  Predictive technology model (ptm). http:\/\/ptm.asu.edu."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687990"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815972"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"e_1_3_2_1_42_1","unstructured":"M. Technology. Ddr3 sdram data sheet -- mt41j512m8.  M. Technology. Ddr3 sdram data sheet -- mt41j512m8."},{"key":"e_1_3_2_1_43_1","volume-title":"DRAM industry outlook positive for","author":"Trendforce","year":"2014","unstructured":"Trendforce : DRAM industry outlook positive for 2014 , annual sales growth likely to exceed 10http:\/\/www.dramexchange.com\/WeeklyResearch\/Post\/2\/3600.html. Trendforce: DRAM industry outlook positive for 2014, annual sales growth likely to exceed 10http:\/\/www.dramexchange.com\/WeeklyResearch\/Post\/2\/3600.html."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/1643446"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966490"},{"key":"e_1_3_2_1_50_1","volume-title":"Automation and Test in Europe","author":"Zhang X.","year":"2015","unstructured":"X. Zhang , Y. Zhang , B. Childers , and J. Yang . Exploiting DRAM restore time variations in deep sub-micron scaling. In Design , Automation and Test in Europe , 2015 . X. Zhang, Y. Zhang, B. Childers, and J. Yang. Exploiting DRAM restore time variations in deep sub-micron scaling. In Design, Automation and Test in Europe, 2015."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669141"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"MEMSYS '15: International Symposium on Memory Systems","acronym":"MEMSYS '15","location":"Washington DC DC USA"},"container-title":["Proceedings of the 2015 International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818963","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2818950.2818963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:17Z","timestamp":1750223237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818963"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10,5]]},"references-count":52,"alternative-id":["10.1145\/2818950.2818963","10.1145\/2818950"],"URL":"https:\/\/doi.org\/10.1145\/2818950.2818963","relation":{},"subject":[],"published":{"date-parts":[[2015,10,5]]},"assertion":[{"value":"2015-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}