{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:24:12Z","timestamp":1767835452309,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,5]],"date-time":"2015-10-05T00:00:00Z","timestamp":1444003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10,5]]},"DOI":"10.1145\/2818950.2818964","type":"proceedings-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T12:37:04Z","timestamp":1445949424000},"page":"85-91","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["Omitting Refresh"],"prefix":"10.1145","author":[{"given":"Matthias","family":"Jung","sequence":"first","affiliation":[{"name":"Microelectronic Systems Design Research Group, University of Kaiserslautern, 67663 Kaiserslautern Germany"}]},{"given":"\u00c9der","family":"Zulian","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, University of Kaiserslautern, 67663 Kaiserslautern Germany"}]},{"given":"Deepak M.","family":"Mathew","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, University of Kaiserslautern, 67663 Kaiserslautern Germany"}]},{"given":"Matthias","family":"Herrmann","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, University of Kaiserslautern, 67663 Kaiserslautern Germany"}]},{"given":"Christian","family":"Brugger","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, University of Kaiserslautern, 67663 Kaiserslautern Germany"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, University of Kaiserslautern, 67663 Kaiserslautern Germany"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Design Research Group, University of Kaiserslautern, 67663 Kaiserslautern Germany"}]}],"member":"320","published-online":{"date-parts":[[2015,10,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974727"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.164"},{"key":"e_1_3_2_1_3_1","first-page":"35","volume-title":"Proceedings of KDD cup and workshop","volume":"2007","author":"Bennett J.","year":"2007","unstructured":"J. Bennett and S. Lanning . The netflix prize . In Proceedings of KDD cup and workshop , volume 2007 , page 35 , 2007 . J. Bennett and S. Lanning. The netflix prize. In Proceedings of KDD cup and workshop, volume 2007, page 35, 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.23"},{"key":"e_1_3_2_1_5_1","article-title":"DRAM Refresh Mechanisms, Trade-offs, and Penalties. Computers","author":"Bhati I.","year":"2015","unstructured":"I. Bhati , M.-T. Chang , Z. Chishti , S.-L. Lu , and B. Jacob . DRAM Refresh Mechanisms, Trade-offs, and Penalties. Computers , IEEE Transactions on, PP(99):1--1 , 2015 . I. Bhati, M.-T. Chang, Z. Chishti, S.-L. Lu, and B. Jacob. DRAM Refresh Mechanisms, Trade-offs, and Penalties. Computers, IEEE Transactions on, PP(99):1--1, 2015.","journal-title":"IEEE Transactions on, PP(99):1--1"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2648668.2648720"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2808797.2809388"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.78"},{"key":"e_1_3_2_1_11_1","unstructured":"K. Chandrasekar C. Weis Y. Li B. Akesson O. Naji M. Jung N. Wehn and K. Goossens. DRAMPower: Open-source DRAM power & energy estimation tool.  K. Chandrasekar C. Weis Y. Li B. Akesson O. Naji M. Jung N. Wehn and K. Goossens. DRAMPower: Open-source DRAM power & energy estimation tool."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597663"},{"key":"e_1_3_2_1_14_1","first-page":"C22","volume-title":"VLSI Technology (VLSIT), 2013 Symposium on","author":"Dutoit D.","year":"2013","unstructured":"D. Dutoit , C. Bernard , S. Cheramy , F. Clermidy , Y. Thonnart , P. Vivet , C. Freund , V. Guerin , S. Guilhot , S. Lecomte , A 0.9 pJ\/bit, 12.8 GByte\/s WideIO memory interface in a 3D-IC NoC-based MPSoC . In VLSI Technology (VLSIT), 2013 Symposium on , pages C22 -- C23 . IEEE, 2013 . D. Dutoit, C. Bernard, S. Cheramy, F. Clermidy, Y. Thonnart, P. Vivet, C. Freund, V. Guerin, S. Guilhot, S. Lecomte, et al. A 0.9 pJ\/bit, 12.8 GByte\/s WideIO memory interface in a 3D-IC NoC-based MPSoC. In VLSI Technology (VLSIT), 2013 Symposium on, pages C22--C23. IEEE, 2013."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2584666"},{"key":"e_1_3_2_1_17_1","article-title":"Exploiting Refresh Effect of DRAM Read Operations: A Practical Approach to Low-power Refresh. Computers","author":"Gong Y.-H.","year":"2015","unstructured":"Y.-H. Gong and S. Chung . Exploiting Refresh Effect of DRAM Read Operations: A Practical Approach to Low-power Refresh. Computers , IEEE Transactions on, PP(99):1--1 , 2015 . Y.-H. Gong and S. Chung. Exploiting Refresh Effect of DRAM Read Operations: A Practical Approach to Low-power Refresh. Computers, IEEE Transactions on, PP(99):1--1, 2015.","journal-title":"IEEE Transactions on, PP(99):1--1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"e_1_3_2_1_19_1","unstructured":"http:\/\/www.netflixprize.com\/ last access: 2014-12-01.  http:\/\/www.netflixprize.com\/ last access: 2014-12-01."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2432516.2432521"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004159"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.63"},{"key":"e_1_3_2_1_24_1","volume-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011","author":"Kim J.-S.","year":"2011","unstructured":"J.-S. Kim , C. S. Oh , H. Lee , D. Lee , H.-R. Hwang , S. Hwang , B. Na , J. Moon , J.-G. Kim , H. Park , J.-W. Ryu , K. Park , S.-K. Kang , S.-Y. Kim , H. Kim , J.-M. Bang , H. Cho , M. Jang , C. Han , J.-B. Lee , K. Kyung , J.-S. Choi , and Y.-H. Jun . A 1.2V 12.8GB\/s 2Gb mobile Wide-I\/O DRAM with 4\u00d7128 I\/Os using TSV-based stacking. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International, pages 496- -498, Feb 2011 . J.-S. Kim, C. S. Oh, H. Lee, D. Lee, H.-R. Hwang, S. Hwang, B. Na, J. Moon, J.-G. Kim, H. Park, J.-W. Ryu, K. Park, S.-K. Kang, S.-Y. Kim, H. Kim, J.-M. Bang, H. Cho, M. Jang, C. Han, J.-B. Lee, K. Kyung, J.-S. Choi, and Y.-H. Jun. A 1.2V 12.8GB\/s 2Gb mobile Wide-I\/O DRAM with 4\u00d7128 I\/Os using TSV-based stacking. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International, pages 496--498, Feb 2011."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063482"},{"key":"e_1_3_2_1_26_1","article-title":"3D Stacked DRAM Refresh Management with Guaranteed Data Reliability. Computer-Aided Design of Integrated Circuits and Systems","author":"Lim J.","year":"2015","unstructured":"J. Lim , H. Lim , and S. Kang . 3D Stacked DRAM Refresh Management with Guaranteed Data Reliability. Computer-Aided Design of Integrated Circuits and Systems , IEEE Transactions on, PP(99):1--1 , 2015 . J. Lim, H. Lim, and S. Kang. 3D Stacked DRAM Refresh Management with Guaranteed Data Reliability. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, PP(99):1--1, 2015.","journal-title":"IEEE Transactions on, PP(99):1--1"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950391"},{"key":"e_1_3_2_1_31_1","volume-title":"4Gb: x16, x32 Mobile LPDDR3 SDRAM","author":"Micron Technology Inc.","year":"2013","unstructured":"Micron Technology Inc. 4Gb: x16, x32 Mobile LPDDR3 SDRAM . July 2013 . Micron Technology Inc. 4Gb: x16, x32 Mobile LPDDR3 SDRAM. July 2013."},{"key":"e_1_3_2_1_32_1","volume-title":"zC706 Evaluation Board for the Zynq-7000 XC7Z045 All Programmable Soc User Guide","year":"2015","unstructured":"Xilinx. zC706 Evaluation Board for the Zynq-7000 XC7Z045 All Programmable Soc User Guide . April 2015 . Xilinx. zC706 Evaluation Board for the Zynq-7000 XC7Z045 All Programmable Soc User Guide. April 2015."},{"key":"e_1_3_2_1_33_1","unstructured":"Xilinx Inc. Memory Interface Generator (MIG). http:\/\/www.xilinx.com\/products\/intellectual-property\/mig.html 2015 Last Access: 18.02.2015.  Xilinx Inc. Memory Interface Generator (MIG). http:\/\/www.xilinx.com\/products\/intellectual-property\/mig.html 2015 Last Access: 18.02.2015."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2579669"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/11556930_48"},{"key":"e_1_3_2_1_38_1","volume-title":"AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems. Memory, 2(4Gb):20","author":"Qureshi M. K.","year":"2015","unstructured":"M. K. Qureshi , D.-H. Kim , S. Khan , P. J. Nair , and O. Mutlu . AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems. Memory, 2(4Gb):20 , 2015 . M. K. Qureshi, D.-H. Kim, S. Khan, P. J. Nair, and O. Mutlu. AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems. Memory, 2(4Gb):20, 2015."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616606.2617017"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2536747.2536753"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133527"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2656340"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974657"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755865"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-015-5352-4"}],"event":{"name":"MEMSYS '15: International Symposium on Memory Systems","location":"Washington DC DC USA","acronym":"MEMSYS '15"},"container-title":["Proceedings of the 2015 International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818964","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2818950.2818964","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:17Z","timestamp":1750223237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818964"}},"subtitle":["A Case Study for Commodity and Wide I\/O DRAMs"],"short-title":[],"issued":{"date-parts":[[2015,10,5]]},"references-count":48,"alternative-id":["10.1145\/2818950.2818964","10.1145\/2818950"],"URL":"https:\/\/doi.org\/10.1145\/2818950.2818964","relation":{},"subject":[],"published":{"date-parts":[[2015,10,5]]},"assertion":[{"value":"2015-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}