{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:18:15Z","timestamp":1763468295948,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,5]],"date-time":"2015-10-05T00:00:00Z","timestamp":1444003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10,5]]},"DOI":"10.1145\/2818950.2818974","type":"proceedings-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T12:37:04Z","timestamp":1445949424000},"page":"167-178","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["HpMC"],"prefix":"10.1145","author":[{"given":"ChunYi","family":"Su","sequence":"first","affiliation":[{"name":"Virginia Tech"}]},{"given":"David","family":"Roberts","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc."}]},{"given":"Edgar A.","family":"Le\u00f3n","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory"}]},{"given":"Kirk W.","family":"Cameron","sequence":"additional","affiliation":[{"name":"Virginia Tech"}]},{"given":"Bronis R.","family":"de Supinski","sequence":"additional","affiliation":[{"name":"Lawrence Livermore National Laboratory"}]},{"given":"Gabriel H.","family":"Loh","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc."}]},{"given":"Dimitrios S.","family":"Nikolopoulos","sequence":"additional","affiliation":[{"name":"Queen's University of Belfast"}]}],"member":"320","published-online":{"date-parts":[[2015,10,5]]},"reference":[{"volume-title":"Micron Technology","year":"2009","key":"e_1_3_2_1_1_1","unstructured":"TN-41-01 : Calculating memory system power for DDR3s. Technical report , Micron Technology , Inc , December 2009 . TN-41-01: Calculating memory system power for DDR3s. Technical report, Micron Technology, Inc, December 2009."},{"issue":"6","key":"e_1_3_2_1_2_1","article-title":"Advances and Future Prospects of Spin-Transfer Torque Random Access Memory. Magnetics","volume":"46","author":"Chen E.","year":"2010","unstructured":"E. Chen , D. Apalkov , Z. Diao , A. Driskill-Smith , D. Druist , D. Lottis , V. Nikitin , X. Tang , S. Watts , S. Wang , S. Wolf , A. W. Ghosh , J. Lu , S. J. Poon , M. Stan , W. Butler , S. Gupta , C. K. A. Mewes , T. Mewes , and P. Visscher . Advances and Future Prospects of Spin-Transfer Torque Random Access Memory. Magnetics , IEEE Transactions on , 46 ( 6 ), June 2010 . E. Chen, D. Apalkov, Z. Diao, A. Driskill-Smith, D. Druist, D. Lottis, V. Nikitin, X. Tang, S. Watts, S. Wang, S. Wolf, A. W. Ghosh, J. Lu, S. J. Poon, M. Stan, W. Butler, S. Gupta, C. K. A. Mewes, T. Mewes, and P. Visscher. Advances and Future Prospects of Spin-Transfer Torque Random Access Memory. Magnetics, IEEE Transactions on, 46(6), June 2010.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.22"},{"volume-title":"Proceedings of the Annual Conference on USENIX Annual Technical Conference, ATEC '03","author":"Huang H.","key":"e_1_3_2_1_6_1","unstructured":"H. Huang , P. Pillai , and K. G. Shin . Design and Implementation of Power-aware Virtual Memory . In Proceedings of the Annual Conference on USENIX Annual Technical Conference, ATEC '03 . USENIX Association. H. Huang, P. Pillai, and K. G. Shin. Design and Implementation of Power-aware Virtual Memory. In Proceedings of the Annual Conference on USENIX Annual Technical Conference, ATEC '03. USENIX Association."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_15"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11704-014-3501-3"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"volume-title":"Proceedings of the 1996 Annual Conference on USENIX Annual Technical Conference.","author":"McVoy L.","key":"e_1_3_2_1_11_1","unstructured":"L. McVoy and C. Staelin . Lmbench: Portable Tools for Performance Analysis . In Proceedings of the 1996 Annual Conference on USENIX Annual Technical Conference. L. McVoy and C. Staelin. Lmbench: Portable Tools for Performance Analysis. In Proceedings of the 1996 Annual Conference on USENIX Annual Technical Conference."},{"key":"e_1_3_2_1_12_1","volume-title":"Computer Architecture Lab","author":"Meza J.","year":"2012","unstructured":"J. Meza and J. Li . Evaluating row buffer locality in future non-volatile main memories. Technical report , Computer Architecture Lab , Carnegie Mellon University , December 2012 . J. Meza and J. Li. Evaluating row buffer locality in future non-volatile main memories. Technical report, Computer Architecture Lab, Carnegie Mellon University, December 2012."},{"volume-title":"Proceedings of the 12th Conference on Hot Topics in Operating Systems, HotOS'09","author":"Mogul J. C.","key":"e_1_3_2_1_13_1","unstructured":"J. C. Mogul , E. Argollo , M. Shah , and P. Faraboschi . Operating System Support for NVM+DRAM Hybrid Main Memory . In Proceedings of the 12th Conference on Hot Topics in Operating Systems, HotOS'09 . USENIX Association. J. C. Mogul, E. Argollo, M. Shah, and P. Faraboschi. Operating System Support for NVM+DRAM Hybrid Main Memory. In Proceedings of the 12th Conference on Hot Topics in Operating Systems, HotOS'09. USENIX Association."},{"key":"e_1_3_2_1_14_1","volume-title":"DMA-Aware Memory Energy Management. In In Proceedings of HPCA","author":"Pandey V.","year":"2006","unstructured":"V. Pandey , W. Jiang , Y. Zhou , and R. Bianchini . DMA-Aware Memory Energy Management. In In Proceedings of HPCA , 2006 . V. Pandey, W. Jiang, Y. Zhou, and R. Bianchini. DMA-Aware Memory Energy Management. In In Proceedings of HPCA, 2006."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337203"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.v21:6"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1190216.1190227"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2010.38"},{"key":"e_1_3_2_1_23_1","volume-title":"PP(99)","author":"Vandierendonck H.","year":"2014","unstructured":"H. Vandierendonck , A. Hassan , and D. Nikolopoulos . On The Energy-Efficiency of Byte-Addressable Non-Volatile Memory. Computer Architecture Letters , PP(99) , 2014 . H. Vandierendonck, A. Hassan, and D. Nikolopoulos. On The Energy-Efficiency of Byte-Addressable Non-Volatile Memory. Computer Architecture Letters, PP(99), 2014."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.59"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"volume-title":"Circuits and Systems, 2007. ISCAS 2007.","author":"Yang B.-D.","key":"e_1_3_2_1_26_1","unstructured":"B.-D. Yang , J.-E. Lee , J.-S. Kim , J. Cho , S.-Y. Lee , and B.-G. Yu . A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme . In Circuits and Systems, 2007. ISCAS 2007. B.-D. Yang, J.-E. Lee, J.-S. Kim, J. Cho, S.-Y. Lee, and B.-G. Yu. A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme. In Circuits and Systems, 2007. ISCAS 2007."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.30"},{"key":"e_1_3_2_1_28_1","volume-title":"USENIX Annual Technical Conference","author":"Zhou Y.","year":"2002","unstructured":"Y. Zhou , J. Philbin , and K. Li . The multi-queue replacement algorithm for second level buffer caches . In USENIX Annual Technical Conference , 2002 . Y. Zhou, J. Philbin, and K. Li. The multi-queue replacement algorithm for second level buffer caches. In USENIX Annual Technical Conference, 2002."}],"event":{"name":"MEMSYS '15: International Symposium on Memory Systems","acronym":"MEMSYS '15","location":"Washington DC DC USA"},"container-title":["Proceedings of the 2015 International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818974","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2818950.2818974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:17Z","timestamp":1750223237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818974"}},"subtitle":["An Energy-aware Management System of Multi-level Memory Architectures"],"short-title":[],"issued":{"date-parts":[[2015,10,5]]},"references-count":28,"alternative-id":["10.1145\/2818950.2818974","10.1145\/2818950"],"URL":"https:\/\/doi.org\/10.1145\/2818950.2818974","relation":{},"subject":[],"published":{"date-parts":[[2015,10,5]]},"assertion":[{"value":"2015-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}