{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:13:14Z","timestamp":1750306394044,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,5]],"date-time":"2015-10-05T00:00:00Z","timestamp":1444003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10,5]]},"DOI":"10.1145\/2818950.2818981","type":"proceedings-article","created":{"date-parts":[[2015,10,27]],"date-time":"2015-10-27T12:37:04Z","timestamp":1445949424000},"page":"247-257","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Herniated Hash Tables"],"prefix":"10.1145","author":[{"given":"Zhaoxia","family":"Deng","sequence":"first","affiliation":[{"name":"University of California, Santa Barbara"}]},{"given":"Lunkai","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara"}]},{"given":"Diana","family":"Franklin","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara"}]},{"given":"Frederic T.","family":"Chong","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara"}]}],"member":"320","published-online":{"date-parts":[[2015,10,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"High-precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. CoRR, abs\/1110.1393","author":"Alibart F.","year":"2011","unstructured":"F. Alibart , L. Gao , B. Hoskins , and D. B. Strukov . High-precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. CoRR, abs\/1110.1393 , 2011 . F. Alibart, L. Gao, B. Hoskins, and D. B. Strukov. High-precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. CoRR, abs\/1110.1393, 2011."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1835698.1835703"},{"key":"e_1_3_2_1_5_1","volume-title":"a9 processor. URL: http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php.{Accessed","author":"Cortex A.","year":"2014","unstructured":"A. Cortex . a9 processor. URL: http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php.{Accessed 6 January 2014 }, 2011. A. Cortex. a9 processor. URL: http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php.{Accessed 6 January 2014}, 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.272836"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165128"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/548716.822691"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.710872"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.683005"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/384265.291065"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014871"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592820"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/564870.564881"},{"key":"e_1_3_2_1_16_1","unstructured":"M. Poremba T. Zhang and Y. Xie. Nvmain 2.0: Architectural simulator to model (non-) volatile memory systems.  M. Poremba T. Zhang and Y. Xie. Nvmain 2.0: Architectural simulator to model (non-) volatile memory systems."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2482767.2482801"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1147954.1147958"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/224057.224071"},{"key":"e_1_3_2_1_23_1","first-page":"11","volume-title":"USENIX Annual Technical Conference","author":"Triplett J.","year":"2011","unstructured":"J. Triplett , P. E. McKenney , and J. Walpole . Resizable, scalable, concurrent hash tables via relativistic programming . In USENIX Annual Technical Conference , page 11 , 2011 . J. Triplett, P. E. McKenney, and J. Walpole. Resizable, scalable, concurrent hash tables via relativistic programming. In USENIX Annual Technical Conference, page 11, 2011."},{"key":"e_1_3_2_1_24_1","volume-title":"The SPARC architecture manual","author":"Weaver D. L.","year":"1994","unstructured":"D. L. Weaver and T. Gremond . The SPARC architecture manual . PTR Prentice Hall Englewood Cliffs , NJ 07632, 1994 . D. L. Weaver and T. Gremond. The SPARC architecture manual. PTR Prentice Hall Englewood Cliffs, NJ 07632, 1994."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628081"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451512.2451547"}],"event":{"name":"MEMSYS '15: International Symposium on Memory Systems","acronym":"MEMSYS '15","location":"Washington DC DC USA"},"container-title":["Proceedings of the 2015 International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818981","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2818950.2818981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:17Z","timestamp":1750223237000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2818950.2818981"}},"subtitle":["Exploiting Multi-Level Phase Change Memory for In-Place Data Expansion"],"short-title":[],"issued":{"date-parts":[[2015,10,5]]},"references-count":26,"alternative-id":["10.1145\/2818950.2818981","10.1145\/2818950"],"URL":"https:\/\/doi.org\/10.1145\/2818950.2818981","relation":{},"subject":[],"published":{"date-parts":[[2015,10,5]]},"assertion":[{"value":"2015-10-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}