{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T07:49:28Z","timestamp":1768895368995,"version":"3.49.0"},"reference-count":52,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2016,1,28]],"date-time":"2016-01-28T00:00:00Z","timestamp":1453939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Embedded System Software for New Memorybased Smart Devices"},{"name":"Research Resettlement Fund for the new faculty of Seoul National University, the IT R&D program of MKE\/KEIT","award":["10041608"],"award-info":[{"award-number":["10041608"]}]},{"DOI":"10.13039\/100018058","name":"SK Hynix","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100018058","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2016,1,28]]},"abstract":"<jats:p>Multi-level cell (MLC) phase change RAM (PRAM) is expected to offer lower cost main memory than DRAM. However, poor write performance is one of the most critical problems for practical applications of MLC PRAM. In this article, we present two schemes to improve write performance by controlling the target resistance distribution of MLC PRAM cells. First, we propose multiple RESET\/SET operations that relax the target resistance bands of intermediate logic levels with additional RESET\/SET operations, which reduces the program time of intermediate logic levels, thereby improving write performance. Second, we propose a two-step write scheme consisting of lightweight write and idle-time completion write that exploits the fact that hot dirty data tend to be overwritten in a short time period and the MLC PRAM often has long idle times. Experimental results show that the multiple RESET\/SET and two-step write schemes result in an average IPC improvement of 15.7% and 10.4%, respectively, on a hybrid DRAM\/PRAM main memory subsystem. Furthermore, their integrated solution results in an average IPC improvement of 23.2% (up to 46.4%).<\/jats:p>","DOI":"10.1145\/2820610","type":"journal-article","created":{"date-parts":[[2016,2,1]],"date-time":"2016-02-01T20:37:54Z","timestamp":1454359074000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Improving Write Performance by Controlling Target Resistance Distributions in MLC PRAM"],"prefix":"10.1145","volume":"21","author":[{"given":"Youngsik","family":"Kim","sequence":"first","affiliation":[{"name":"Pohang University of Science and Technology, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[{"name":"Seoul National University, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunggu","family":"Lee","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2016,1,28]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 74--85","author":"Ahn J. H."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2058771"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746415"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220459"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of JEDEC Mobile Memory Forum.","author":"Dumas S.","year":"2011"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the 10th Annual Non-Volatile Memory Technology Symposium (NVMTS). 7--11","author":"Gleixner B."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of Symposium on VLSI Technology Digest of Technical Papers (VLSIT). 201--202","author":"Hwang Y."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.888752"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2016397"},{"key":"e_1_2_1_15_1","unstructured":"ITRS 2012. The International Technology Roadmap for Semiconductors Report. http:\/\/www.itrs.net\/.  ITRS 2012. The International Technology Roadmap for Semiconductors Report. http:\/\/www.itrs.net\/."},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the 17th IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED). 127--132","author":"Jiang L."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.10"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333672"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the 17th International Symposium on High Performance Computer Architecture (HPCA). 345--356","author":"Joshi M."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888349"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of JEDEC Server Memory Forum.","author":"Keller P.","year":"2011"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the 43rd Annual IEEE International Reliability Physics Symposium (IRPS). 157--162","author":"Kim K."},{"key":"e_1_2_1_24_1","unstructured":"Y. Kim. 2015a. A package of MLC PRAM modeling. http:\/\/cal.postech.ac.kr\/pram_ctrl.tar.gz.  Y. Kim. 2015a. A package of MLC PRAM modeling. http:\/\/cal.postech.ac.kr\/pram_ctrl.tar.gz."},{"key":"e_1_2_1_25_1","unstructured":"Y. Kim S. Yoo and S. Lee. 2015b. Technical note: Modeling the write operations in MLC PRAM. http:\/\/cmalab.snu.ac.kr\/tech_note\/mlc_pram_model.pdf.  Y. Kim S. Yoo and S. Lee. 2015b. Technical note: Modeling the write operations in MLC PRAM. http:\/\/cmalab.snu.ac.kr\/tech_note\/mlc_pram_model.pdf."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the Conference on Design, Automation & Test in Europe (DATE).","author":"Li B."},{"issue":"5","key":"e_1_2_1_28_1","first-page":"1","article-title":"Explore physical origins of resistance drift in phase change memory and its implication for drift-insensitive materials","volume":"12","author":"Li J.","year":"2011","journal-title":"Proceedings of IEEE International Electron Devices Meeting Technical Digest (IEDM)."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA). 1--12","author":"Liu J."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541957"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228374"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the European Symposium on Phase Change and Ovonic Science (EPCOS).","author":"Pantazi A."},{"issue":"5","key":"e_1_2_1_35_1","first-page":"1","article-title":"Drift-resilient cell-state metric for multilevel phase-change memory","volume":"3","author":"Papandreou N.","year":"2011","journal-title":"Proceedings of IEEE International Electron Devices Meeting Technical Digest (IEDM)."},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the 3rd IEEE International Memory Workshop (IMW).","author":"Papandreou N."},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS). 329--332","author":"Papandreou N."},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the European Symposium on Phase Change and Ovonic Science (EPCOS).","author":"Pozidis H."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the 16th International Symposium on High Performance Computer Architecture (HPCA).","author":"Qureshi M. K."},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA). 380--391","author":"Qureshi M. K."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the 16th Asia and South Pacific Design Automation Conference (ASPDAC). 211--216","author":"Sun G."},{"key":"e_1_2_1_46_1","volume-title":"Proceedings of IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 270--271","author":"Villa C."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED). 356--361","author":"Xu W.","year":"2010"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488867"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522326"},{"key":"e_1_2_1_51_1","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS). 3014--3017","author":"Yang B. D."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2820610","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2820610","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:13Z","timestamp":1750225693000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2820610"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,28]]},"references-count":52,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,1,28]]}},"alternative-id":["10.1145\/2820610"],"URL":"https:\/\/doi.org\/10.1145\/2820610","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1,28]]},"assertion":[{"value":"2015-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-01-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}