{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T10:28:18Z","timestamp":1775471298107,"version":"3.50.1"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2016,6,16]],"date-time":"2016-06-16T00:00:00Z","timestamp":1466035200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2017,1,31]]},"abstract":"<jats:p>In this article, we propose a real-time anomaly detection framework for an NoC-based many-core architecture. We assume that processing cores and memories are safe and anomaly is included through a communication medium (i.e., router). The article targets three different attacks, namely, traffic diversion, route looping, and core address spoofing attacks. The attacks are detected by using machine-learning techniques. Comprehensive analysis on machine-learning algorithms suggests that Support Vector Machine (SVM) and K-Nearest Neighbor (K-NN) have better attack detection efficiency. It has been observed that both algorithms have accuracy in the range of 94% to 97%. Additional hardware complexity analysis advocates SVM to be implemented on hardware. To test the framework, we implement a condition-based attack insertion module; attacks are performed intra- and intercluster. The proposed real-time anomaly detection framework is fully placed and routed on Xilinx Virtex-7 FPGA. Postplace and -route implementation results show that SVM has 12% to 2% area overhead and 3% to 1% power overhead for the quad-core and 16-core implementation, respectively. It is also observed that it takes 25% to 18% of the total execution time to detect an anomaly in transferred packets for quad-core and 16-core, respectively. The proposed framework achieves 65% reduction in area overhead and is 3 times faster compared to previous published work.<\/jats:p>","DOI":"10.1145\/2827699","type":"journal-article","created":{"date-parts":[[2016,6,16]],"date-time":"2016-06-16T20:15:12Z","timestamp":1466108112000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":51,"title":["Real-Time Anomaly Detection Framework for Many-Core Router through Machine-Learning Techniques"],"prefix":"10.1145","volume":"13","author":[{"given":"Amey","family":"Kulkarni","sequence":"first","affiliation":[{"name":"University of Maryland Baltimore County, Baltimore, MD"}]},{"given":"Youngok","family":"Pino","sequence":"additional","affiliation":[{"name":"University of Southern California, Information Sciences Institute, Arlington, VA"}]},{"given":"Matthew","family":"French","sequence":"additional","affiliation":[{"name":"University of Southern California, Information Sciences Institute, Arlington, VA"}]},{"given":"Tinoosh","family":"Mohsenin","sequence":"additional","affiliation":[{"name":"University of Maryland Baltimore County, Baltimore, MD"}]}],"member":"320","published-online":{"date-parts":[[2016,6,16]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1558607.1558671"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the 10th International Conference - The Experience of Designing and Application of CAD Systems in Microelectronics","author":"Adamov A.","year":"2009","unstructured":"A. Adamov , A. Saprykin , D. Melnik , and O. Lukashenko . 2009. The problem of hardware Trojans detection in system-on-chip . In Proceedings of the 10th International Conference - The Experience of Designing and Application of CAD Systems in Microelectronics , 2009 (CADSM\u201909). 178--179. A. Adamov, A. Saprykin, D. Melnik, and O. Lukashenko. 2009. The problem of hardware Trojans detection in system-on-chip. In Proceedings of the 10th International Conference - The Experience of Designing and Application of CAD Systems in Microelectronics, 2009 (CADSM\u201909). 178--179."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2013.40"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2007.4371156"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_12"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2196252"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 2013 14th International Symposium on Quality Electronic Design (ISQED\u201913)","author":"Bisasky J.","year":"2013","unstructured":"J. Bisasky , H. Homayoun , F. Yazdani , and T. Mohsenin . 2013. A 64-core platform for biomedical signal processing . In Proceedings of the 2013 14th International Symposium on Quality Electronic Design (ISQED\u201913) . 368--372. DOI:http:\/\/dx.doi.org\/10.1109\/ISQED. 2013 .6523637 10.1109\/ISQED.2013.6523637 J. Bisasky, H. Homayoun, F. Yazdani, and T. Mohsenin. 2013. A 64-core platform for biomedical signal processing. In Proceedings of the 2013 14th International Symposium on Quality Electronic Design (ISQED\u201913). 368--372. DOI:http:\/\/dx.doi.org\/10.1109\/ISQED.2013.6523637"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 9th International Conference on Solid-State and Integrated-Circuit Technology, 2008","author":"Cao D.","year":"1839","unstructured":"D. Cao , J. Han , X. Zeng , and S. Lu . 2008. A core-based multi-function security processor with GALS wrapper . In Proceedings of the 9th International Conference on Solid-State and Integrated-Circuit Technology, 2008 (ICSICT\u201908). 1839 --1842. DOI:http:\/\/dx.doi.org\/10.1109\/ICSICT.2008.4734938 10.1109\/ICSICT.2008.4734938 D. Cao, J. Han, X. Zeng, and S. Lu. 2008. A core-based multi-function security processor with GALS wrapper. In Proceedings of the 9th International Conference on Solid-State and Integrated-Circuit Technology, 2008 (ICSICT\u201908). 1839--1842. DOI:http:\/\/dx.doi.org\/10.1109\/ICSICT.2008.4734938"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.42"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the 2012 7th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC\u201912)","author":"Cotret P.","year":"2012","unstructured":"P. Cotret , F. Devic , G. Gogniat , B. Badrignans , and L. Torres . 2012b. Security enhancements for FPGA-based MPSoCs: A boot-to-runtime protection flow for an embedded linux-based system . In Proceedings of the 2012 7th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC\u201912) . 1--8. DOI:http:\/\/dx.doi.org\/10.1109\/ReCoSoC. 2012 .6322896 10.1109\/ReCoSoC.2012.6322896 P. Cotret, F. Devic, G. Gogniat, B. Badrignans, and L. Torres. 2012b. Security enhancements for FPGA-based MPSoCs: A boot-to-runtime protection flow for an embedded linux-based system. In Proceedings of the 2012 7th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC\u201912). 1--8. DOI:http:\/\/dx.doi.org\/10.1109\/ReCoSoC.2012.6322896"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.32"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536514"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874756"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2561828.2561931"},{"key":"e_1_2_1_17_1","doi-asserted-by":"crossref","unstructured":"F. Gebali H. Elmiligi and M. El-Kharashi. 2009. Networks-on-Chips: Theory and Practice (1st ed.). CRC Press Boca Raton FL.   F. Gebali H. Elmiligi and M. El-Kharashi. 2009. Networks-on-Chips: Theory and Practice (1st ed.). CRC Press Boca Raton FL.","DOI":"10.1201\/9780429294853"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201913)","author":"Hu K.","unstructured":"K. Hu , A. N. Nowroz , S. Reda , and F. Koushanfar . 2013. High-sensitivity hardware Trojan detection using multimodal characterization . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201913) . 1271--1276. K. Hu, A. N. Nowroz, S. Reda, and F. Koushanfar. 2013. High-sensitivity hardware Trojan detection using multimodal characterization. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201913). 1271--1276."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224330"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627654"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the 2012 International SoC Design Conference (ISOCC\u201912)","author":"Kim S.","year":"2012","unstructured":"S. Kim , S. Lee , and K. Cho . 2012. Design of high-speed support vector machine circuit for driver assistance system . In Proceedings of the 2012 International SoC Design Conference (ISOCC\u201912) . 45--48. DOI:http:\/\/dx.doi.org\/10.1109\/ISOCC. 2012 .6406921 10.1109\/ISOCC.2012.6406921 S. Kim, S. Lee, and K. Cho. 2012. Design of high-speed support vector machine circuit for driver assistance system. In Proceedings of the 2012 International SoC Design Conference (ISOCC\u201912). 45--48. DOI:http:\/\/dx.doi.org\/10.1109\/ISOCC.2012.6406921"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591598"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the International SPIE Conference on Defense, Security, and Sensing.","author":"Kulkarni A.","unstructured":"A. Kulkarni and T. Mohsenin . 2014. Parallel heterogeneous architectures for efficient OMP compressive sensing reconstruction . In Proceedings of the International SPIE Conference on Defense, Security, and Sensing. A. Kulkarni and T. Mohsenin. 2014. Parallel heterogeneous architectures for efficient OMP compressive sensing reconstruction. In Proceedings of the International SPIE Conference on Defense, Security, and Sensing."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168797"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the 2013 IEEE Workshop on Signal Processing Systems (SiPS\u201913)","author":"Lee K. H.","year":"2013","unstructured":"K. H. Lee , Z. Wang , and N. Verma . 2013. Hardware specialization of machine-learning kernels: Possibilities for applications and possibilities for the platform design space (Invited) . In Proceedings of the 2013 IEEE Workshop on Signal Processing Systems (SiPS\u201913) . 330--335. DOI:http:\/\/dx.doi.org\/10.1109\/SiPS. 2013 .6674528 10.1109\/SiPS.2013.6674528 K. H. Lee, Z. Wang, and N. Verma. 2013. Hardware specialization of machine-learning kernels: Possibilities for applications and possibilities for the platform design space (Invited). In Proceedings of the 2013 IEEE Workshop on Signal Processing Systems (SiPS\u201913). 330--335. DOI:http:\/\/dx.doi.org\/10.1109\/SiPS.2013.6674528"},{"key":"e_1_2_1_28_1","first-page":"214","article-title":"An asynchronous, low power and secure framework for network-on-chips","volume":"8","author":"Sadeghi A.","year":"2014","unstructured":"A. Sadeghi and M. Mirza-Aghatabar . 2014 . An asynchronous, low power and secure framework for network-on-chips . In IJCSNS International Journal of Computer Science and Network Security 8 , 7 (2014), 214 -- 223 . A. Sadeghi and M. Mirza-Aghatabar. 2014. An asynchronous, low power and secure framework for network-on-chips. In IJCSNS International Journal of Computer Science and Network Security 8, 7 (2014), 214--223.","journal-title":"IJCSNS International Journal of Computer Science and Network Security"},{"key":"e_1_2_1_29_1","first-page":"5","article-title":"Improving IC security against Trojan attacks through integration of security monitors","volume":"29","author":"Narasimhan S.","year":"2012","unstructured":"S. Narasimhan , W. Yueh , X. Wang , S. Mukhopadhyay , and S. Bhunia . 2012 . Improving IC security against Trojan attacks through integration of security monitors . IEEE Design & Test of Computers 29 , 5 (Oct. 2012), 37--46. DOI:10.1109\/MDT.2012.2210183 10.1109\/MDT.2012.2210183 S. Narasimhan, W. Yueh, X. Wang, S. Mukhopadhyay, and S. Bhunia. 2012. Improving IC security against Trojan attacks through integration of security monitors. IEEE Design & Test of Computers 29, 5 (Oct. 2012), 37--46. DOI:10.1109\/MDT.2012.2210183","journal-title":"IEEE Design & Test of Computers"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2385211"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5955003"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS\u201910). 1871--1874","author":"Rajendran J.","year":"2010","unstructured":"J. Rajendran , E. Gavas , J. Jimenez , V. Padman , and R. Karri . 2010. Towards a comprehensive and systematic classification of hardware Trojans . In Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS\u201910). 1871--1874 . DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS. 2010 .5537869 10.1109\/ISCAS.2010.5537869 J. Rajendran, E. Gavas, J. Jimenez, V. Padman, and R. Karri. 2010. Towards a comprehensive and systematic classification of hardware Trojans. In Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS\u201910). 1871--1874. DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS.2010.5537869"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201913)","author":"Rostami M.","unstructured":"M. Rostami , F. Koushanfar , J. Rajendran , and R. Karri . 2013. Hardware security: Threat models and metrics . In Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201913) . IEEE Press, Piscataway, NJ, 819--823. M. Rostami, F. Koushanfar, J. Rajendran, and R. Karri. 2013. Hardware security: Threat models and metrics. In Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201913). IEEE Press, Piscataway, NJ, 819--823."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714240"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2387683"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.27"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559049"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559049"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224319"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660289"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2827699","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2827699","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:23Z","timestamp":1750225403000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2827699"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,16]]},"references-count":43,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017,1,31]]}},"alternative-id":["10.1145\/2827699"],"URL":"https:\/\/doi.org\/10.1145\/2827699","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6,16]]},"assertion":[{"value":"2014-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-06-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}