{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:29:33Z","timestamp":1766269773197,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":68,"publisher":"ACM","license":[{"start":{"date-parts":[[2014,10,12]],"date-time":"2014-10-12T00:00:00Z","timestamp":1413072000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2014,10,12]]},"DOI":"10.1145\/2829957.2829959","type":"proceedings-article","created":{"date-parts":[[2015,11,20]],"date-time":"2015-11-20T13:58:40Z","timestamp":1448027920000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Abacus"],"prefix":"10.1145","author":[{"given":"Nikita","family":"Bhardwaj","sequence":"first","affiliation":[{"name":"Department of Computer Science, TU Kaiserslautern"}]},{"given":"Maximilian","family":"Senftleben","sequence":"additional","affiliation":[{"name":"Department of Computer Science, TU Kaiserslautern"}]},{"given":"Klaus","family":"Schneider","sequence":"additional","affiliation":[{"name":"Department of Computer Science, TU Kaiserslautern"}]}],"member":"320","published-online":{"date-parts":[[2014,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-012-0161-5"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272412"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275571.1275593"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275633.1275636"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/177492.177575"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1977.217490"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TE.1981.4321440"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1977.217496"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285976"},{"key":"e_1_3_2_1_13_1","first-page":"25","volume-title":"IEEE Computer Society Technical Committee on Computer Architecture Newsletter","author":"Ellard D.","year":"1999","unstructured":"D. Ellard , P. Ellard , J. Megquier , J. Chen , and M. Seltzer . The ANT architecture -- an architecture for CS1 . IEEE Computer Society Technical Committee on Computer Architecture Newsletter , pages 25 -- 27 , February 1999 . D. Ellard, P. Ellard, J. Megquier, J. Chen, and M. Seltzer. The ANT architecture -- an architecture for CS1. IEEE Computer Society Technical Committee on Computer Architecture Newsletter, pages 25--27, February 1999."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FIE.1982.715835"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/989393.989408"},{"key":"e_1_3_2_1_16_1","volume-title":"Compilers and Tools. Morgan Kaufmann","author":"Fisher J.","year":"2005","unstructured":"J. Fisher , P. Faraboschi , and C. Young . Embedded Computing: A VLIW Approach to Architecture , Compilers and Tools. Morgan Kaufmann , 2005 . J. Fisher, P. Faraboschi, and C. Young. Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann, 2005."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009071"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.85"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/525585.787316"},{"issue":"2","key":"e_1_3_2_1_21_1","first-page":"9","article-title":"uses decoupled superscalar design","volume":"9","author":"Gwennap L.","year":"1995","unstructured":"L. Gwennap . Intel's P6 uses decoupled superscalar design . Microprocessor Report , 9 ( 2 ): 9 -- 15 , 1995 . L. Gwennap. Intel's P6 uses decoupled superscalar design. Microprocessor Report, 9(2):9--15, 1995.","journal-title":"Microprocessor Report"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1014194.800930"},{"key":"e_1_3_2_1_24_1","volume-title":"Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 4 edition","author":"Hennessy J.","year":"2007","unstructured":"J. Hennessy and D. Patterson . Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 4 edition , 2007 . J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 4 edition, 2007."},{"key":"e_1_3_2_1_25_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J.","year":"2007","unstructured":"J. Hennessy and D. Patterson . Vector processors . In J. Hennessy and D. Patterson, editors, Computer Architecture: A Quantitative Approach , chapter Appendix F. Morgan Kaufmann , 2007 . J. Hennessy and D. Patterson. Vector processors. In J. Hennessy and D. Patterson, editors, Computer Architecture: A Quantitative Approach, chapter Appendix F. Morgan Kaufmann, 2007."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123479"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/544414.544516"},{"key":"e_1_3_2_1_28_1","volume-title":"International Conference on Engineering Education (ICEE)","author":"Jaumain M.","year":"2007","unstructured":"M. Jaumain . Educational simulation of the RISC processor . In International Conference on Engineering Education (ICEE) , Coimbra, Portugal , 2007 . IEEE Computer Society. M. Jaumain. Educational simulation of the RISC processor. In International Conference on Engineering Education (ICEE), Coimbra, Portugal, 2007. IEEE Computer Society."},{"key":"e_1_3_2_1_29_1","unstructured":"W. Johnson. Superscalar Microprocessor Design. Prentice Hall Englewood Cliffs New Jersey USA 1991.  W. Johnson. Superscalar Microprocessor Design. Prentice Hall Englewood Cliffs New Jersey USA 1991."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1990.186160"},{"key":"e_1_3_2_1_31_1","volume-title":"The Art of Computer Programming -- MMIX","author":"Knuth D.","year":"2004","unstructured":"D. Knuth . The Art of Computer Programming -- MMIX , volume 1 . Addison-Wesley , 2004 . Fascicle 1. D. Knuth. The Art of Computer Programming -- MMIX, volume 1. Addison-Wesley, 2004. Fascicle 1."},{"key":"e_1_3_2_1_32_1","unstructured":"J. Larus. Assemblers Linkers and the SPIM Simulator chapter Appendix A. Morgan Kaufmann 2005.  J. Larus. Assemblers Linkers and the SPIM Simulator chapter Appendix A. Morgan Kaufmann 2005."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/11532378_2"},{"key":"e_1_3_2_1_35_1","first-page":"77","volume-title":"VLSI Design","author":"Leupers R.","year":"1996","unstructured":"R. Leupers and P. Marwedel . Instruction-set modeling for ASIP code generation . In VLSI Design , pages 77 -- 80 , Bangalore, India , 1996 . IEEE Computer Society . R. Leupers and P. Marwedel. Instruction-set modeling for ASIP code generation. In VLSI Design, pages 77--80, Bangalore, India, 1996. IEEE Computer Society."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2010.5453909"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_38_1","volume-title":"International Review on Computers and Software","author":"Mandalidis D.","year":"2008","unstructured":"D. Mandalidis , P. Kenterlis , and J. Ellinas . A computer architecture educational system based on a 32-bit RISC processor . International Review on Computers and Software , 2008 . D. Mandalidis, P. Kenterlis, and J. Ellinas. A computer architecture educational system based on a 32-bit RISC processor. International Review on Computers and Software, 2008."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416749"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2008.71"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.67739"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TE.1981.4321439"},{"key":"e_1_3_2_1_44_1","unstructured":"P. Ortego and P. Sack. SESC: SuperESCalar simulator. http:\/\/iacoma.cs.uiuc.edu\/paulsack\/sescdoc\/ 2004.  P. Ortego and P. Sack. SESC: SuperESCalar simulator. http:\/\/iacoma.cs.uiuc.edu\/paulsack\/sescdoc\/ 2004."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.14257\/ijca.2013.6.5.38"},{"key":"e_1_3_2_1_46_1","volume-title":"Introduction to Computing Systems: From Bits and Gates to C and Beyond","author":"Patt Y.","year":"2003","unstructured":"Y. Patt and S. Patel . Introduction to Computing Systems: From Bits and Gates to C and Beyond . McGraw Hill , 2 edition, 2003 . Y. Patt and S. Patel. Introduction to Computing Systems: From Bits and Gates to C and Beyond. McGraw Hill, 2 edition, 2003."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/641914.641917"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285981"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2044118"},{"key":"e_1_3_2_1_51_1","volume-title":"A FPGA implementation of a MIPS RISC processor for computer architecture education. Master's thesis","author":"Rubio V.","year":"2004","unstructured":"V. Rubio . A FPGA implementation of a MIPS RISC processor for computer architecture education. Master's thesis , New Mexico State University , Las Cruces New Mexico, July 2004 . Master. V. Rubio. A FPGA implementation of a MIPS RISC processor for computer architecture education. Master's thesis, New Mexico State University, Las Cruces New Mexico, July 2004. Master."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/971300.971395"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2445196.2445296"},{"key":"e_1_3_2_1_54_1","volume-title":"Department of Computer Science","author":"Senftleben M.","year":"2011","unstructured":"M. Senftleben . Web-based instruction-level simulation of a parameterized dynamic processor. Master's thesis , Department of Computer Science , University of Kaiserslautern , Germany, March 2011 . Bachelor. M. Senftleben. Web-based instruction-level simulation of a parameterized dynamic processor. Master's thesis, Department of Computer Science, University of Kaiserslautern, Germany, March 2011. Bachelor."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/321607.321620"},{"key":"e_1_3_2_1_56_1","volume-title":"Educational package based on the MIPS architecture for FPGA platforms. Master's thesis","author":"Pereira J. Silva Campos","year":"2009","unstructured":"J. Silva Campos Pereira . Educational package based on the MIPS architecture for FPGA platforms. Master's thesis , University of Porto , Portugal, Porto , Portugal, June 2009 . Master. J. Silva Campos Pereira. Educational package based on the MIPS architecture for FPGA platforms. Master's thesis, University of Porto, Portugal, Porto, Portugal, June 2009. Master."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.5555\/2167431.2167439"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1017460.1017464"},{"key":"e_1_3_2_1_59_1","volume-title":"C'T Magazin f\u00fcr Computertechnik, 12:176--179","author":"Stiller A.","year":"2014","unstructured":"A. Stiller . Matrix reloaded. C'T Magazin f\u00fcr Computertechnik, 12:176--179 , 2014 . A. Stiller. Matrix reloaded. C'T Magazin f\u00fcr Computertechnik, 12:176--179, 2014."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275620.1275632"},{"key":"e_1_3_2_1_62_1","first-page":"11","volume-title":"International Symposium on System Synthesis (ISSS)","author":"Praet J. Van","year":"1994","unstructured":"J. Van Praet , G. Goossens , D. Lanneer , and H. De Man . Instruction set definition and instruction selection for ASIPs. In P. Paulin, editor , International Symposium on System Synthesis (ISSS) , pages 11 -- 16 , Niagra-on-the-Lake, Ontario, Canada , 1994 . ACM. J. Van Praet, G. Goossens, D. Lanneer, and H. De Man. Instruction set definition and instruction selection for ASIPs. In P. Paulin, editor, International Symposium on System Synthesis (ISSS), pages 11--16, Niagra-on-the-Lake, Ontario, Canada, 1994. ACM."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1121341.1121415"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1977.217494"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/193209.193217"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.5555\/564124.564365"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCRD.2011.5763964"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629974"}],"event":{"name":"ESWEEK'14: TENTH EMBEDDED SYSTEM WEEK","sponsor":["CEDA Council on Electronic Design Automation","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"New Delhi India","acronym":"ESWEEK'14"},"container-title":["Proceedings of the WESE'14: Workshop on Embedded and Cyber-Physical Systems Education"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2829957.2829959","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2829957.2829959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:56:06Z","timestamp":1750272966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2829957.2829959"}},"subtitle":["A Processor Family for Education"],"short-title":[],"issued":{"date-parts":[[2014,10,12]]},"references-count":68,"alternative-id":["10.1145\/2829957.2829959","10.1145\/2829957"],"URL":"https:\/\/doi.org\/10.1145\/2829957.2829959","relation":{},"subject":[],"published":{"date-parts":[[2014,10,12]]},"assertion":[{"value":"2014-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}