{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,22]],"date-time":"2026-07-22T16:17:44Z","timestamp":1784737064943,"version":"3.55.0"},"reference-count":110,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2015,11,3]],"date-time":"2015-11-03T00:00:00Z","timestamp":1446508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2015,11,21]]},"abstract":"<jats:p>Multicore processors are being extensively used by real-time systems, mainly because of their demand for increased computing power. However, multicore processors have shared resources that affect the predictability of real-time systems, which is the key to correctly estimate the worst-case execution time of tasks. One of the main factors for unpredictability in a multicore processor is the cache memory hierarchy. Recently, many research works have proposed different techniques to deal with caches in multicore processors in the context of real-time systems. Nevertheless, a review and categorization of these techniques is still an open topic and would be very useful for the real-time community. In this article, we present a survey of cache management techniques for real-time embedded systems, from the first studies of the field in 1990 up to the latest research published in 2014. We categorize the main research works and provide a detailed comparison in terms of similarities and differences. We also identify key challenges and discuss future research directions.<\/jats:p>","DOI":"10.1145\/2830555","type":"journal-article","created":{"date-parts":[[2015,11,5]],"date-time":"2015-11-05T16:19:01Z","timestamp":1446740341000},"page":"1-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":93,"title":["A Survey on Cache Management Mechanisms for Real-Time Embedded Systems"],"prefix":"10.1145","volume":"48","author":[{"given":"Giovani","family":"Gracioli","sequence":"first","affiliation":[{"name":"Federal University of Santa Catarina, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ahmed","family":"Alhammad","sequence":"additional","affiliation":[{"name":"University of Waterloo, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ant\u00f4nio Augusto","family":"Fr\u00f6hlich","sequence":"additional","affiliation":[{"name":"Federal University of Santa Catarina, Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[{"name":"University of Waterloo, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,11,3]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Aeronautical Radio Inc. 2013. Avionics Application Software Standard Interface: ARINC Specification 653 Part 0. Retrieved from https:\/\/www.arinc.com\/cf\/store\/catalog_detail.cfm?item_id=2039.  Aeronautical Radio Inc. 2013. Avionics Application Software Standard Interface: ARINC Specification 653 Part 0. Retrieved from https:\/\/www.arinc.com\/cf\/store\/catalog_detail.cfm?item_id=2039."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993478.1993486"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/986537.986601"},{"key":"e_1_2_1_4_1","unstructured":"AMD. 2013. AMD64 Architecture Programmers Manual Volume 2: System Programming. Section 7.3: Memory Coherency and Protocol. Publication # 24593. Revision: 3.23.  AMD. 2013. AMD64 Architecture Programmers Manual Volume 2: System Programming. Section 7.3: Memory Coherency and Protocol. Publication # 24593. Revision: 3.23."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.08.008"},{"key":"e_1_2_1_6_1","volume-title":"Proc. of the 14th RTNS.","author":"Arnaud Alexis","year":"2006","unstructured":"Alexis Arnaud and Isabelle Puaut . 2006 . Dynamic instruction cache locking in hard real-time systems . In Proc. of the 14th RTNS. Alexis Arnaud and Isabelle Puaut. 2006. Dynamic instruction cache locking in hard real-time systems. In Proc. of the 14th RTNS."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.02.002"},{"key":"e_1_2_1_8_1","unstructured":"Mathieu Avila and Isabelle Puaut. 2009. Heptane\u2014A Tree-based WCET Analysis Tool. Retrieved from http:\/\/ralyx.inria.fr\/2004\/Raweb\/aces\/uid43.html.  Mathieu Avila and Isabelle Puaut. 2009. Heptane\u2014A Tree-based WCET Analysis Tool. Retrieved from http:\/\/ralyx.inria.fr\/2004\/Raweb\/aces\/uid43.html."},{"key":"e_1_2_1_9_1","volume-title":"Proc. of OSPERT. 33--44","author":"Bastoni Andrea","year":"2010","unstructured":"Andrea Bastoni , Bj\u00f6rn Brandenburg , and James Anderson . 2010 . Cache-related preemption and migration delays: Empirical approximation and impact on schedulability . In Proc. of OSPERT. 33--44 . Andrea Bastoni, Bj\u00f6rn Brandenburg, and James Anderson. 2010. Cache-related preemption and migration delays: Empirical approximation and impact on schedulability. In Proc. of OSPERT. 33--44."},{"key":"e_1_2_1_10_1","volume-title":"Proc. of the 9th OSDI. USENIX Association","author":"Boyd-Wickizer Silas","year":"2010","unstructured":"Silas Boyd-Wickizer , Austin T. Clements , Yandong Mao , Aleksey Pesterev , M. Frans Kaashoek , Robert Morris , and Nickolai Zeldovich . 2010 . An analysis of Linux scalability to many cores . In Proc. of the 9th OSDI. USENIX Association , Berkeley, CA, 1--8. Silas Boyd-Wickizer, Austin T. Clements, Yandong Mao, Aleksey Pesterev, M. Frans Kaashoek, Robert Morris, and Nickolai Zeldovich. 2010. An analysis of Linux scalability to many cores. In Proc. of the 9th OSDI. USENIX Association, Berkeley, CA, 1--8."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237195"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.42"},{"key":"e_1_2_1_13_1","volume-title":"Proc. of IEEE Real-Time Embedded Systems Workshop","author":"Campoy Marti","unstructured":"Marti Campoy , A. Perles Ivars , and J. V. Busquets Mataix . 2001. Static use of locking caches in multitask preemptive real-time systems . In Proc. of IEEE Real-Time Embedded Systems Workshop . London, UK. Marti Campoy, A. Perles Ivars, and J. V. Busquets Mataix. 2001. Static use of locking caches in multitask preemptive real-time systems. In Proc. of IEEE Real-Time Embedded Systems Workshop. London, UK."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465796"},{"key":"e_1_2_1_15_1","unstructured":"Certification Authorities Software Team (CAST). 2014. Position Paper on Multi-core Processors - CAST-32. Retrieved from https:\/\/www.faa.gov\/aircraft\/air_cert\/design_approvals\/air_software\/cast\/cast_papers\/media\/cast-32.pdf.  Certification Authorities Software Team (CAST). 2014. Position Paper on Multi-core Processors - CAST-32. Retrieved from https:\/\/www.faa.gov\/aircraft\/air_cert\/design_approvals\/air_software\/cast\/cast_papers\/media\/cast-32.pdf."},{"key":"e_1_2_1_16_1","volume-title":"Proc. of the 21th IEEE RTCSA. IEEE.","author":"Cesati M.","unstructured":"M. Cesati , R. Mancuso , E. Betti , and M. Caccamo . 2015. A memory access detection methodology for accurate workload characterization . In Proc. of the 21th IEEE RTCSA. IEEE. M. Cesati, R. Mancuso, E. Betti, and M. Caccamo. 2015. A memory access detection methodology for accurate workload characterization. In Proc. of the 21th IEEE RTCSA. IEEE."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161016"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.889095"},{"key":"e_1_2_1_19_1","volume-title":"Proc. of DAC. ACM.","author":"Chiou Derek","year":"2000","unstructured":"Derek Chiou , Prabhat Jain , Srinivas Devadas , and Larry Rudolph . 2000 . Dynamic cache partitioning via columnization . In Proc. of DAC. ACM. Derek Chiou, Prabhat Jain, Srinivas Devadas, and Larry Rudolph. 2000. Dynamic cache partitioning via columnization. In Proc. of DAC. ACM."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1121788.1121799"},{"key":"e_1_2_1_21_1","volume-title":"Informatics - 10 Years Back. 10 Years Ahead","author":"Cousot P.","unstructured":"P. Cousot . 2001. Abstract interpretation based formal methods and future challenges . In Informatics - 10 Years Back. 10 Years Ahead . Springer-Verlag , London, UK , 138--156. P. Cousot. 2001. Abstract interpretation based formal methods and future challenges. In Informatics - 10 Years Back. 10 Years Ahead. Springer-Verlag, London, UK, 138--156."},{"key":"e_1_2_1_22_1","volume-title":"Proc. of USENIX ATC. USENIX, 49--362","author":"Craciunas Silviu S.","year":"2008","unstructured":"Silviu S. Craciunas , Christoph M. Kirsch , Hannes Payer , Ana Sokolova , Horst Stadler , and Robert Staudinger . 2008 . A compacting real-time memory management system . In Proc. of USENIX ATC. USENIX, 49--362 . Silviu S. Craciunas, Christoph M. Kirsch, Hannes Payer, Ana Sokolova, Horst Stadler, and Robert Staudinger. 2008. A compacting real-time memory management system. In Proc. of USENIX ATC. USENIX, 49--362."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435227.2435236"},{"key":"e_1_2_1_24_1","unstructured":"C. Cullmann C. Ferdinand G. Gebhard D. Grund C. Maiza J. Reineke B. Triquet S. Wegener and R. Wilhelm. 2010. Predictability considerations in the design of multi-core embedded systems. Ing\u00e9nieurs de l\u2019Automobile 807 (Sept. 2010) 36--42.  C. Cullmann C. Ferdinand G. Gebhard D. Grund C. Maiza J. Reineke B. Triquet S. Wegener and R. Wilhelm. 2010. Predictability considerations in the design of multi-core embedded systems. Ing\u00e9nieurs de l\u2019Automobile 807 (Sept. 2010) 36--42."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1978802.1978814"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.27"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.37"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228434"},{"key":"e_1_2_1_29_1","volume-title":"Proc. of DATE. 1--6.","author":"Ding Huping","unstructured":"Huping Ding , Yun Liang , and T. Mitra . 2014. WCET-Centric dynamic instruction cache locking . In Proc. of DATE. 1--6. Huping Ding, Yun Liang, and T. Mitra. 2014. WCET-Centric dynamic instruction cache locking. In Proc. of DATE. 1--6."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289853"},{"key":"e_1_2_1_33_1","volume-title":"Proc. of the 19th IEEE RTCAS. IEEE, 10","author":"Gracioli G.","unstructured":"G. Gracioli and A. A. Fr\u00f6hlich . 2013. An experimental evaluation of the cache partitioning impact on multicore real-time schedulers . In Proc. of the 19th IEEE RTCAS. IEEE, 10 . G. Gracioli and A. A. Fr\u00f6hlich. 2013. An experimental evaluation of the cache partitioning impact on multicore real-time schedulers. In Proc. of the 19th IEEE RTCAS. IEEE, 10."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.8"},{"key":"e_1_2_1_35_1","volume-title":"Proc. of 10th Workshop on WCET Analysis. 28--39","author":"Grund Daniel","year":"2010","unstructured":"Daniel Grund and Jan Reineke . 2010 b. Toward precise PLRU cache analysis . In Proc. of 10th Workshop on WCET Analysis. 28--39 . Daniel Grund and Jan Reineke. 2010b. Toward precise PLRU cache analysis. In Proc. of 10th Workshop on WCET Analysis. 28--39."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629369"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485362"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.6"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2009.34"},{"key":"e_1_2_1_40_1","volume-title":"Proc. of the 17th RTNS. 45--54","author":"Hardy Damien","year":"2009","unstructured":"Damien Hardy and Isabelle Puaut . 2009 . Estimation of cache related migration delays for multi-core processors with shared instruction caches . In Proc. of the 17th RTNS. 45--54 . Damien Hardy and Isabelle Puaut. 2009. Estimation of cache related migration delays for multi-core processors with shared instruction caches. In Proc. of the 17th RTNS. 45--54."},{"key":"e_1_2_1_41_1","volume-title":"Patterson","author":"Hennessy John L.","year":"2006","unstructured":"John L. Hennessy and David A . Patterson . 2006 . Computer Architecture : A Quantitative Approach (4th ed.). Morgan Kaufmann . John L. Hennessy and David A. Patterson. 2006. Computer Architecture: A Quantitative Approach (4th ed.). Morgan Kaufmann."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.11"},{"key":"e_1_2_1_43_1","volume-title":"Proc. of 9th International Workshop on WCET Analysis.","author":"Herter J.","unstructured":"J. Herter and J. Reineke . 2009. Making dynamic memory allocation static to support WCET analyses . In Proc. of 9th International Workshop on WCET Analysis. J. Herter and J. Reineke. 2009. Making dynamic memory allocation static to support WCET analyses. In Proc. of 9th International Workshop on WCET Analysis."},{"key":"e_1_2_1_44_1","unstructured":"Intel. 2010. An Introduction to the Intel QuickPath Interconnect. Retrieved from http:\/\/www.intel.com\/content\/www\/us\/en\/io\/quickpath-technology\/quick-path-interconnect-introduction-paper.html.  Intel. 2010. An Introduction to the Intel QuickPath Interconnect. Retrieved from http:\/\/www.intel.com\/content\/www\/us\/en\/io\/quickpath-technology\/quick-path-interconnect-introduction-paper.html."},{"key":"e_1_2_1_45_1","volume-title":"Proc. of OSPERT.","author":"Ishikawa T.","unstructured":"T. Ishikawa , T. Kato , S. Honda , and H. Takada . 2013. Investigation and improvement on the impact of TLB misses in real-time systems . In Proc. of OSPERT. T. Ishikawa, T. Kato, S. Honda, and H. Takada. 2013. Investigation and improvement on the impact of TLB misses in real-time systems. In Proc. of OSPERT."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/360248.360252"},{"key":"e_1_2_1_51_1","volume-title":"Proc. of the 11th RTSS. 322--330","author":"Kirk D. B.","unstructured":"D. B. Kirk and J. K. Strosnider . 1990. SMART (strategic memory allocation for real-time) cache design using the MIPS R3000 . In Proc. of the 11th RTSS. 322--330 . D. B. Kirk and J. K. Strosnider. 1990. SMART (strategic memory allocation for real-time) cache design using the MIPS R3000. In Proc. of the 11th RTSS. 322--330."},{"key":"e_1_2_1_52_1","volume-title":"The Art of Computer Programming","author":"Knuth Donald E.","unstructured":"Donald E. Knuth . 1997. The Art of Computer Programming , Volume 1 ( 3 rd ed.): Fundamental Algorithms. Addison Wesley Longman . Donald E. Knuth. 1997. The Art of Computer Programming, Volume 1 (3rd ed.): Fundamental Algorithms. Addison Wesley Longman.","edition":"3"},{"key":"e_1_2_1_53_1","volume-title":"Cazorla","author":"Kosmidis Leonidas","year":"2013","unstructured":"Leonidas Kosmidis , Jaume Abella , Eduardo Quinones , and Francisco J . Cazorla . 2013 a. A cache design for probabilistically analysable real-time systems. In Proc. of the DATE. 513--518. Leonidas Kosmidis, Jaume Abella, Eduardo Quinones, and Francisco J. Cazorla. 2013a. A cache design for probabilistically analysable real-time systems. In Proc. of the DATE. 513--518."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.43"},{"key":"e_1_2_1_55_1","unstructured":"Lea D. 1996. A Memory Allocator. Unix\/Mail 6\/96.  Lea D. 1996. A Memory Allocator. Unix\/Mail 6\/96."},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133384"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9160-2"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837362"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.5555\/523983.828369"},{"key":"e_1_2_1_60_1","volume-title":"Proc. of the HPCA. IEEE, 367--378","author":"Lin Jiang","unstructured":"Jiang Lin , Qingda Lu , Xiaoning Ding , Zhao Zhang , Xiaodong Zhang , and P. Sadayappan . 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems . In Proc. of the HPCA. IEEE, 367--378 . Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P. Sadayappan. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In Proc. of the HPCA. IEEE, 367--378."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10017"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2009.59"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.11"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.35"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.23"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167999.1168012"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009383.1009826"},{"key":"e_1_2_1_70_1","volume-title":"Proc. of the Workshop on Developing Dependable and Secure Automotive Cyber-Physical Systems from Components.","author":"Mohan S.","year":"2011","unstructured":"S. Mohan , M. Caccamo , L. Sha , R. Pellizzoni , G. Arundale , R. Kegley , and D. de Niz . 2011 . Using multicore architectures in cyber-physical systems . In Proc. of the Workshop on Developing Dependable and Secure Automotive Cyber-Physical Systems from Components. S. Mohan, M. Caccamo, L. Sha, R. Pellizzoni, G. Arundale, R. Kegley, and D. de Niz. 2011. Using multicore architectures in cyber-physical systems. In Proc. of the Workshop on Developing Dependable and Secure Automotive Cyber-Physical Systems from Components."},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/216636.216677"},{"key":"e_1_2_1_72_1","volume-title":"Proc. of the 25th IEEE IPDPS. 1--12","author":"Muralidhara S. P.","unstructured":"S. P. Muralidhara , M. Kandemir , and P. Raghavan . 2010. Intra-application cache partitioning . In Proc. of the 25th IEEE IPDPS. 1--12 . S. P. Muralidhara, M. Kandemir, and P. Raghavan. 2010. Intra-application cache partitioning. In Proc. of the 25th IEEE IPDPS. 1--12."},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.5555\/527074.828551"},{"key":"e_1_2_1_74_1","volume-title":"Proc. of the 21th RTAS.","author":"Panchamukhi S.","unstructured":"S. Panchamukhi and F. Mueller . 2015. Providing task isolation via TLB coloring . In Proc. of the 21th RTAS. S. Panchamukhi and F. Mueller. 2015. Providing task isolation via TLB coloring. In Proc. of the 21th RTAS."},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555764"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.5555\/787256.787343"},{"key":"e_1_2_1_78_1","volume-title":"Proc. of the 23rd IEEE RTSS. 114--123","author":"Puaut I.","unstructured":"I. Puaut and D. Decotigny . 2002. Low-complexity algorithms for static cache locking in multitasking hard real-time systems . In Proc. of the 23rd IEEE RTSS. 114--123 . I. Puaut and D. Decotigny. 2002. Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In Proc. of the 23rd IEEE RTSS. 114--123."},{"key":"e_1_2_1_79_1","volume-title":"Proc. of DATE. 1--6.","author":"Puaut I.","unstructured":"I. Puaut and C. Pais . 2007. Scratchpad memories vs locked caches in hard real-time systems: A quantitative comparison . In Proc. of DATE. 1--6. I. Puaut and C. Pais. 2007. Scratchpad memories vs locked caches in hard real-time systems: A quantitative comparison. In Proc. of DATE. 1--6."},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9032-3"},{"key":"e_1_2_1_84_1","volume-title":"Proc. of the 1st OSDI. 255--266","author":"Romer Theodore","unstructured":"Theodore Romer , Dennis Lee , Brian N. Bershad , and J. Bradley Chen . 1994. Dynamic page mapping policies for cache conflict resolution on standard hardware . In Proc. of the 1st OSDI. 255--266 . Theodore Romer, Dennis Lee, Brian N. Bershad, and J. Bradley Chen. 1994. Dynamic page mapping policies for cache conflict resolution on standard hardware. In Proc. of the 1st OSDI. 255--266."},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967696"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380403.2380434"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593235"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346299"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"e_1_2_1_92_1","volume-title":"Proc. of the 2nd IEEE ICSESS. 401--404","author":"Sun Q.","unstructured":"Q. Sun and H. Tian . 2011. A flexible automatic source-level instrumentation framework for dynamic program analysis . In Proc. of the 2nd IEEE ICSESS. 401--404 . Q. Sun and H. Tian. 2011. A flexible automatic source-level instrumentation framework for dynamic program analysis. In Proc. of the 2nd IEEE ICSESS. 401--404."},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTC.2007.4382781"},{"key":"e_1_2_1_94_1","volume-title":"Proc. of the 31st IEEE ICCD. 294--301","author":"Sundararajan K. T.","unstructured":"K. T. Sundararajan , T. M. Jones , and N. P. Topham . 2013. RECAP: Region-aware cache partitioning . In Proc. of the 31st IEEE ICCD. 294--301 . K. T. Sundararajan, T. M. Jones, and N. P. Topham. 2013. RECAP: Region-aware cache partitioning. In Proc. of the 31st IEEE ICCD. 294--301."},{"key":"e_1_2_1_95_1","volume-title":"Proc. of the WIOSCA.","author":"Tam D.","unstructured":"D. Tam , R. Azimi , L. Soares , and M. Stumm . 2007. Managing shared L2 caches on multicore systems in software . In Proc. of the WIOSCA. D. Tam, R. Azimi, L. Soares, and M. Stumm. 2007. Managing shared L2 caches on multicore systems in software. In Proc. of the WIOSCA."},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325161"},{"key":"e_1_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.38"},{"key":"e_1_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781062"},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.5555\/956418.956619"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.26"},{"key":"e_1_2_1_102_1","volume-title":"Proc. of the 20th IEEE RTAS.","author":"Wasly I.","unstructured":"I. Wasly and I. Pellizzoni . 2014. Hiding memory latency using fixed priority scheduling . In Proc. of the 20th IEEE RTAS. I. Wasly and I. Pellizzoni. 2014. Hiding memory latency using fixed priority scheduling. In Proc. of the 20th IEEE RTAS."},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629371"},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.19"},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"e_1_2_1_106_1","first-page":"3","article-title":"Software-based Cache partitioning for real-time applications","volume":"2","author":"Wolfe Andrew","year":"1994","unstructured":"Andrew Wolfe . 1994 . Software-based Cache partitioning for real-time applications . Journal of Computing Software Engineering 2 , 3 (March 1994), 315--327. Andrew Wolfe. 1994. Software-based Cache partitioning for real-time applications. Journal of Computing Software Engineering 2, 3 (March 1994), 315--327.","journal-title":"Journal of Computing Software Engineering"},{"key":"e_1_2_1_107_1","volume-title":"Proc. of the IEEE IISWC. 46--55","author":"Xiaofeng G.","unstructured":"G. Xiaofeng , M. Laurenzano , B. Simon , and A. Snavely . 2005. Reducing overheads for acquiring dynamic memory traces . In Proc. of the IEEE IISWC. 46--55 . G. Xiaofeng, M. Laurenzano, B. Simon, and A. Snavely. 2005. Reducing overheads for acquiring dynamic memory traces. In Proc. of the IEEE IISWC. 46--55."},{"key":"e_1_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2008.6"},{"key":"e_1_2_1_109_1","volume-title":"Proc. of the 20th IEEE RTAS.","author":"Yun H.","unstructured":"H. Yun , R. Mancuso , Z. P. Wu , and R. Pellizzoni . 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms . In Proc. of the 20th IEEE RTAS. H. Yun, R. Mancuso, Z. P. Wu, and R. Pellizzoni. 2014. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In Proc. of the 20th IEEE RTAS."},{"key":"e_1_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.5626\/JCSE.2012.6.4.267"},{"key":"e_1_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"e_1_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830555","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:00Z","timestamp":1750225380000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830555"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11,3]]},"references-count":110,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,11,21]]}},"alternative-id":["10.1145\/2830555"],"URL":"https:\/\/doi.org\/10.1145\/2830555","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"value":"0360-0300","type":"print"},{"value":"1557-7341","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11,3]]},"assertion":[{"value":"2015-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-11-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}