{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:39:45Z","timestamp":1767857985085,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":78,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"C-FAR, one of six SRC STARnet centers by MARCO and DARPA"},{"name":"NSF","award":["CAREER-1452994"],"award-info":[{"award-number":["CAREER-1452994"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830777","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"228-241","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":61,"title":["A scalable architecture for ordered parallelism"],"prefix":"10.1145","author":[{"given":"Mark C.","family":"Jeffrey","sequence":"first","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suvinay","family":"Subramanian","sequence":"additional","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cong","family":"Yan","sequence":"additional","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"NVIDIA \/ MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Sanchez","sequence":"additional","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Shortest Paths","author":"Implementation Challenge MACS","year":"2006","unstructured":"\"9th DI MACS Implementation Challenge : Shortest Paths ,\" 2006 . \"9th DIMACS Implementation Challenge: Shortest Paths,\" 2006."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2688500.2688523"},{"key":"e_1_3_2_1_3_1","volume-title":"Analog Bits","author":"CAM","year":"2011","unstructured":"4096\u00d7128 ternary CAM datasheet (28nm) , Analog Bits , 2011 . 4096\u00d7128 ternary CAM datasheet (28nm), Analog Bits, 2011."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140395"},{"key":"e_1_3_2_1_5_1","volume-title":"10th DIMACS Implementation Challenge Workshop","author":"Bader D.","year":"2012","unstructured":"D. Bader , H. Meyerhenke , P. Sanders et al., Eds ., 10th DIMACS Implementation Challenge Workshop , 2012 . D. Bader, H. Meyerhenke, P. Sanders et al., Eds., 10th DIMACS Implementation Challenge Workshop, 2012."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2486092.2486134"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145840"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1002\/cav.1427"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115980"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/800105.803400"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/238788.238838"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781501"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491245"},{"key":"e_1_3_2_1_15_1","volume-title":"Introduction to Algorithms","author":"Cormen T.","year":"2009","unstructured":"T. Cormen , C. Leiserson , R. Rivest et al ., Introduction to Algorithms , 3 rd ed. MIT Press , 2009 . T. Cormen, C. Leiserson, R. Rivest et al., Introduction to Algorithms, 3rd ed. MIT Press, 2009.","edition":"3"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508255"},{"key":"e_1_3_2_1_18_1","volume-title":"Gschwind et al., \"Optimizations and oracle parallelism with dynamic translation,\" in MICRO-32","author":"Ebcio\u011flu K.","year":"1999","unstructured":"K. Ebcio\u011flu , E. Altman , M. Gschwind et al., \"Optimizations and oracle parallelism with dynamic translation,\" in MICRO-32 , 1999 . K. Ebcio\u011flu, E. Altman, M. Gschwind et al., \"Optimizations and oracle parallelism with dynamic translation,\" in MICRO-32, 1999."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628093"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1984.715934"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/72935.72957"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.222795"},{"key":"e_1_3_2_1_25_1","volume-title":"Llaber\u00eda et al., \"Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors,\" in HPCA-9","author":"Garzar\u00e1n M. J.","year":"2003","unstructured":"M. J. Garzar\u00e1n , M. Prvulovic , J. M. Llaber\u00eda et al., \"Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors,\" in HPCA-9 , 2003 . M. J. Garzar\u00e1n, M. Prvulovic, J. M. Llaber\u00eda et al., \"Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors,\" in HPCA-9, 2003."},{"key":"e_1_3_2_1_26_1","unstructured":"S. Ghemawat and P. Menage \"TCMalloc: Thread-caching malloc http:\/\/goog-perftools.sourceforge.net\/doc\/tcmalloc.html.\"  S. Ghemawat and P. Menage \"TCMalloc: Thread-caching malloc http:\/\/goog-perftools.sourceforge.net\/doc\/tcmalloc.html.\""},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451175"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"e_1_3_2_1_29_1","volume-title":"Chen et al., \"Transactional memory coherence and consistency,\" in ISCA-31","author":"Hammond L.","year":"2004","unstructured":"L. Hammond , V. Wong , M. Chen et al., \"Transactional memory coherence and consistency,\" in ISCA-31 , 2004 . L. Hammond, V. Wong, M. Chen et al., \"Transactional memory coherence and consistency,\" in ISCA-31, 2004."},{"key":"e_1_3_2_1_30_1","volume-title":"Transactional memory,\" Synthesis Lectures on Computer Architecture","author":"Harris T.","year":"2010","unstructured":"T. Harris , J. Larus , and R. Rajwar , \" Transactional memory,\" Synthesis Lectures on Computer Architecture , 2010 . T. Harris, J. Larus, and R. Rajwar, \"Transactional memory,\" Synthesis Lectures on Computer Architecture, 2010."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSSC.1968.300136"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2612669.2612713"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941557"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694363"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1516046.1516068"},{"key":"e_1_3_2_1_37_1","volume-title":"Introduction to network simulator NS2","author":"Issariyakul T.","year":"2011","unstructured":"T. Issariyakul and E. Hossain , Introduction to network simulator NS2 . Springer , 2011 . T. Issariyakul and E. Hossain, Introduction to network simulator NS2. Springer, 2011."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3916.3988"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1057\/palgrave.jors.2600669"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250683"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139702"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810534"},{"key":"e_1_3_2_1_44_1","volume-title":"Ortiz et al., \"Asynchronous variational integrators,\" Arch. Rational Mech. Anal., 167(2)","author":"Lew A.","year":"2003","unstructured":"A. Lew , J. Marsden , M. Ortiz et al., \"Asynchronous variational integrators,\" Arch. Rational Mech. Anal., 167(2) , 2003 . A. Lew, J. Marsden, M. Ortiz et al., \"Asynchronous variational integrators,\" Arch. Rational Mech. Anal., 167(2), 2003."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043587"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/6462.6485"},{"key":"e_1_3_2_1_48_1","volume-title":"Moravan et al., \"LogTM: Log-based transactional memory,\" in HPCA-12","author":"Moore K.","year":"2006","unstructured":"K. Moore , J. Bobba , M. Moravan et al., \"LogTM: Log-based transactional memory,\" in HPCA-12 , 2006 . K. Moore, J. Bobba, M. Moravan et al., \"LogTM: Log-based transactional memory,\" in HPCA-12, 2006."},{"key":"e_1_3_2_1_49_1","volume-title":"Using an oracle to measure potential parallelism in single instruction stream programs,\" in MICRO-14","author":"Nicolau A.","year":"1981","unstructured":"A. Nicolau and J. Fisher , \" Using an oracle to measure potential parallelism in single instruction stream programs,\" in MICRO-14 , 1981 . A. Nicolau and J. Fisher, \"Using an oracle to measure potential parallelism in single instruction stream programs,\" in MICRO-14, 1981."},{"key":"e_1_3_2_1_50_1","volume-title":"Watanabe et al., \"A 28nm 400MHz 4-Parallel 1.6Gsearch\/s 80Mb Ternary CAM,\" in ISSCC","author":"Nii K.","year":"2014","unstructured":"K. Nii , T. Amano , N. Watanabe et al., \"A 28nm 400MHz 4-Parallel 1.6Gsearch\/s 80Mb Ternary CAM,\" in ISSCC , 2014 . K. Nii, T. Amano, N. Watanabe et al., \"A 28nm 400MHz 4-Parallel 1.6Gsearch\/s 80Mb Ternary CAM,\" in ISSCC, 2014."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2009.60"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165158"},{"key":"e_1_3_2_1_53_1","unstructured":"OpenStreetMap \"http:\/\/www.openstreetmap.org.\"  OpenStreetMap \"http:\/\/www.openstreetmap.org.\""},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1179897"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993501"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.37"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/309758.309771"},{"key":"e_1_3_2_1_58_1","volume-title":"OmniOrder: Directory-based conflict serialization of transactions,\" in ISCA-41","author":"Qian X.","year":"2014","unstructured":"X. Qian , B. Sahelices , and J. Torrellas , \" OmniOrder: Directory-based conflict serialization of transactions,\" in ISCA-41 , 2014 . X. Qian, B. Sahelices, and J. Torrellas, \"OmniOrder: Directory-based conflict serialization of transactions,\" in ISCA-41, 2014."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/166962.166979"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088178"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088173"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.24"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736055"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133956.1133968"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/130611.130613"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_3_2_1_69_1","volume-title":"The potential for using thread-level data speculation to facilitate automatic parallelization,\" in HPCA-4","author":"Steffan J. G.","year":"1998","unstructured":"J. G. Steffan and T. Mowry , \" The potential for using thread-level data speculation to facilitate automatic parallelization,\" in HPCA-4 , 1998 . J. G. Steffan and T. Mowry, \"The potential for using thread-level data speculation to facilitate automatic parallelization,\" in HPCA-4, 1998."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522713"},{"key":"e_1_3_2_1_72_1","unstructured":"A. Varga and A. \u015eekercio\u011flu \"Parallel simulation made easy with OMNeT++ 2003.  A. Varga and A. \u015eekercio\u011flu \"Parallel simulation made easy with OMNeT++ 2003."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140382"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555278"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.24"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859633"},{"key":"e_1_3_2_1_78_1","volume-title":"Critical path analysis for the execution of parallel and distributed programs,\" in ICDCS","author":"Yang C.","year":"1988","unstructured":"C. Yang and B. Miller , \" Critical path analysis for the execution of parallel and distributed programs,\" in ICDCS , 1988 . C. Yang and B. Miller, \"Critical path analysis for the execution of parallel and distributed programs,\" in ICDCS, 1988."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"e_1_3_2_1_80_1","volume-title":"Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors,\" in HPCA-5","author":"Zhang Y.","year":"1999","unstructured":"Y. Zhang , L. Rauchwerger , and J. Torrellas , \" Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors,\" in HPCA-5 , 1999 . Y. Zhang, L. Rauchwerger, and J. Torrellas, \"Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors,\" in HPCA-5, 1999."}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830777","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:39Z","timestamp":1750225719000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830777"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":78,"alternative-id":["10.1145\/2830772.2830777","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830777","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}