{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:52Z","timestamp":1750306492402,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830781","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"370-382","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Bungee jumps"],"prefix":"10.1145","author":[{"given":"Daniel S.","family":"McFarlin","sequence":"first","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Craig","family":"Zilles","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155635"},{"key":"e_1_3_2_1_2_1","first-page":"103","volume-title":"2015 IEEE\/ACM International Symposium on","author":"Rohou E.","year":"2015","unstructured":"E. Rohou , B. N. Swamy , and A. Seznec , \" Branch prediction and the performance of interpreters --- Don't trust folklore,\" in Code Generation and Optimization (CGO) , 2015 IEEE\/ACM International Symposium on , pp. 103 -- 114 , 2015 . E. Rohou, B. N. Swamy, and A. Seznec, \"Branch prediction and the performance of interpreters --- Don't trust folklore,\" in Code Generation and Optimization (CGO), 2015 IEEE\/ACM International Symposium on, pp. 103--114, 2015."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"J. C. Dehnert B. K. Grant J. P. Banning R. Johnson T. Kistler A. Klaiber and J. Mattson \"The Transmeta Code Morphing Software: Using Speculation Recovery and Adaptive Retranslation to Address Real-life Challenges \" in Proceedings of the International Symposium on Code Generation and Optimization pp. 15--24 2003. J. C. Dehnert B. K. Grant J. P. Banning R. Johnson T. Kistler A. Klaiber and J. Mattson \"The Transmeta Code Morphing Software: Using Speculation Recovery and Adaptive Retranslation to Address Real-life Challenges \" in Proceedings of the International Symposium on Code Generation and Optimization pp. 15--24 2003.","DOI":"10.1109\/CGO.2003.1191529"},{"key":"e_1_3_2_1_4_1","unstructured":"B. Dally \"Project denver\" processor to usher in a new era of computing \" Jan. 2011. B. Dally \"Project denver\" processor to usher in a new era of computing \" Jan. 2011."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/174675.177973"},{"key":"e_1_3_2_1_6_1","volume-title":"VLSI in Computers","author":"A","year":"1984","unstructured":"\" A simulation study of architectural data queues and prepare-to-branch instruction,\" in IEEE International Conference on Computer Design : VLSI in Computers , 1984 . \"A simulation study of architectural data queues and prepare-to-branch instruction,\" in IEEE International Conference on Computer Design: VLSI in Computers, 1984."},{"key":"e_1_3_2_1_7_1","unstructured":"I. Corporation \"Programming the cell broadband engine architecture examples and best practices \" 2008. I. Corporation \"Programming the cell broadband engine architecture examples and best practices \" 2008."},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"2010 IEEE 16th International Symposium on","author":"Farooq M.","year":"2010","unstructured":"M. Farooq , L. Chen , and L. John , \" Value based btb indexing for indirect jump prediction,\" in High Performance Computer Architecture (HPCA) , 2010 IEEE 16th International Symposium on , pp. 1 -- 11 , Jan 2010 . M. Farooq, L. Chen, and L. John, \"Value based btb indexing for indirect jump prediction,\" in High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, pp. 1--11, Jan 2010."},{"key":"e_1_3_2_1_9_1","first-page":"249","volume-title":"Proceedings. 2002 International Conference on","author":"Shpeisman T.","year":"2002","unstructured":"T. Shpeisman , G.-Y. Lueh , and A.-R. Adl-Tabatabai , \"Just-in-time java compilation for the itanium reg; processor,\" in Parallel Architectures and Compilation Techniques, 2002 . Proceedings. 2002 International Conference on , pp. 249 -- 258 , 2002 . T. Shpeisman, G.-Y. Lueh, and A.-R. Adl-Tabatabai, \"Just-in-time java compilation for the itanium reg; processor,\" in Parallel Architectures and Compilation Techniques, 2002. Proceedings. 2002 International Conference on, pp. 249--258, 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/217838.217848"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/346023.346041"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205185"},{"key":"e_1_3_2_1_13_1","unstructured":"A. Klaiber \"The Technology Behind Crusoe Processors.\" Transmeta Whitepaper Jan. 2000. A. Klaiber \"The Technology Behind Crusoe Processors.\" Transmeta Whitepaper Jan. 2000."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196114"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380199"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522308"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250715"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2367589.2367599"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.10"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2355585.2355595"},{"key":"e_1_3_2_1_22_1","first-page":"23","volume-title":"ISPASS 2007. IEEE International Symposium on","author":"Yourst M.","year":"2007","unstructured":"M. Yourst , \"Ptlsim : A cycle accurate full system x86-64 microarchitectural simulator,\" in Performance Analysis of Systems Software, 2007 . ISPASS 2007. IEEE International Symposium on , pp. 23 -- 34 , April 2007 . M. Yourst, \"Ptlsim: A cycle accurate full system x86-64 microarchitectural simulator,\" in Performance Analysis of Systems Software, 2007. ISPASS 2007. IEEE International Symposium on, pp. 23--34, April 2007."},{"key":"e_1_3_2_1_23_1","volume-title":"The computer language benchmarks game","author":"Doug Bagley B. F.","year":"2015","unstructured":"B. F. Doug Bagley and I. Gouy , \" The computer language benchmarks game ,\" May 2015 . B. F. Doug Bagley and I. Gouy, \"The computer language benchmarks game,\" May 2015."},{"key":"e_1_3_2_1_24_1","unstructured":"M. Charney \"Intel software development emulator.\" M. Charney \"Intel software development emulator.\""},{"key":"e_1_3_2_1_25_1","unstructured":"A. Jaleel \"Memory characterization of workloads using instrumentation-driven simulation: A pin-based memory characterization of the spec cpu2000 and spec cpu2006 benchmark suites.\" A. Jaleel \"Memory characterization of workloads using instrumentation-driven simulation: A pin-based memory characterization of the spec cpu2000 and spec cpu2006 benchmark suites.\""},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.20"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/586088.586091"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2093157.2093183"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195553"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086703"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264209"},{"key":"e_1_3_2_1_32_1","first-page":"278","volume-title":"Proceedings. 1998 International Conference on","author":"Klauser A.","year":"1998","unstructured":"A. Klauser , T. Austin , D. Grunwald , and B. Calder , \" Dynamic hammock predication for non-predicated instruction set architectures,\" in Parallel Architectures and Compilation Techniques, 1998 . Proceedings. 1998 International Conference on , pp. 278 -- 285 , Oct 1998 . A. Klauser, T. Austin, D. Grunwald, and B. Calder, \"Dynamic hammock predication for non-predicated instruction set architectures,\" in Parallel Architectures and Compilation Techniques, 1998. Proceedings. 1998 International Conference on, pp. 278--285, Oct 1998."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.38"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.9"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.31"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.7"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346293"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694392"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"e_1_3_2_1_40_1","volume-title":"Micro '00","author":"Fritts J.","year":"2000","unstructured":"J. Fritts and W. Wolf , \" Evaluation of static and dynamic scheduling for media processors,\" in Proceedings of the 2nd Workshop on Media Processors and DSPs , Micro '00 , 2000 . J. Fritts and W. Wolf, \"Evaluation of static and dynamic scheduling for media processors,\" in Proceedings of the 2nd Workshop on Media Processors and DSPs, Micro '00, 2000."}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Waikiki Hawaii","acronym":"MICRO-48"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830781","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:39Z","timestamp":1750225719000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830781"}},"subtitle":["accelerating indirect branches through HW\/SW co-design"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":40,"alternative-id":["10.1145\/2830772.2830781","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830781","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}