{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T03:02:14Z","timestamp":1767841334222,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,12,5]],"date-time":"2016-12-05T00:00:00Z","timestamp":1480896000000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["PERFECT-HR0011-12-2-0020"],"award-info":[{"award-number":["PERFECT-HR0011-12-2-0020"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CAREER-0954211"],"award-info":[{"award-number":["CAREER-0954211"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830784","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T08:38:13Z","timestamp":1452501493000},"page":"420-432","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":74,"title":["GPU register file virtualization"],"prefix":"10.1145","author":[{"given":"Hyeran","family":"Jeon","sequence":"first","affiliation":[{"name":"San Jose State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gokul Subramanian","family":"Ravi","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Murali","family":"Annavaram","sequence":"additional","affiliation":[{"name":"University of Southern California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"asfermi: An assembler for the NVIDIA Fermi Instruction Set.\" {Online}. Available: https:\/\/code.google.com\/p\/asfermi\/"},{"key":"e_1_3_2_1_2_1","unstructured":"\"Gpgpu-sim.\" {Online}. Available: http:\/\/www.ece.ubc.ca\/~aamodt\/gpgpu-sim\/"},{"key":"e_1_3_2_1_3_1","unstructured":"\"Haswell - The 4th Generation Intel\u00aeCore\u2122Processor Platform.\" {Online}. Available: http:\/\/www.intel.com\/content\/www\/us\/en\/intelligent-systems\/shark-bay\/4th-generation-core-q87-chipset.html"},{"key":"e_1_3_2_1_4_1","unstructured":"\"International Technology Roadmap for Semiconductors.\" {Online}. Available: http:\/\/www.itrs.net\/Links\/2013ITRS\/2013Chapters\/2013ExecutiveSummary.pdf"},{"key":"e_1_3_2_1_5_1","unstructured":"\"Nvidia cuda sdk 2.3.\" {Online}. Available: http:\/\/developer.nvidia.com\/cuda-toolkit-23-downloads"},{"key":"e_1_3_2_1_6_1","unstructured":"\"NVIDIA Maxwell Architecture.\" {Online}. Available: https:\/\/developer.nvidia.com\/maxwell-compute-architecture"},{"key":"e_1_3_2_1_7_1","unstructured":"\"Parboil benchmark suite.\" {Online}. Available: http:\/\/impact.crhc.illinois.edu\/parboil.php"},{"key":"e_1_3_2_1_8_1","unstructured":"\"Predictive Technology Model (PTM).\" {Online}. Available: http:\/\/ptm.asu.edu\/"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522337"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540719"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956554"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/77726.255132"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0391-0"},{"key":"e_1_3_2_1_14_1","first-page":"131","article-title":"A 22nm high performance and low-power cmos technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density mim capacitors","author":"Auth C.","year":"2012","unstructured":"C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. Buehler, V. Chikarmane, T. Ghani, T. Glassman, R. Grover, W. Han, D. Hanken, M. Hattendorf, P. Hentges, R. Heussner, J. Hicks, D. Ingerly, P. Jain, S. Jaloviar, R. James, D. Jones, J. Jopling, S. Joshi, C. Kenyon, H. Liu, R. McFadden, B. Mcintyre, J. Neirynck, C. Parker, L. Pipes, I. Post, S. Pradhan, M. Prince, S. Ramey, T. Reynolds, J. Roesler, J. Sandford, J. Seiple, P. Smith, C. Thomas, D. Towner, T. Troeger, C. Weber, P. Yashar, K. Zawadzki, and K. Mistry, \"A 22nm high performance and low-power cmos technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density mim capacitors,\" in VLSIT, June 2012, pp. 131--132.","journal-title":"VLSIT"},{"key":"e_1_3_2_1_15_1","unstructured":"S. Borkar \"The Exascale Challenge.\" Available: http:\/\/cachewww.intel.com\/cd\/00\/00\/46\/43\/464316_464316.pdf"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344181"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033404"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.29"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155675"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451158"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485951"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.14"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290985"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/2430728"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871515"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494986"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132479"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2611758"},{"key":"e_1_3_2_1_34_1","volume-title":"Simulating multiported memories using lower port count memories,\" in US Patent No. 7339592","author":"Lindholm J. E.","year":"2008","unstructured":"J. E. Lindholm, M. Y. Siu, S. S. Moy, S. Liu, and J. R. Nickolls, \"Simulating multiported memories using lower port count memories,\" in US Patent No. 7339592, 2008."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.798316"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225206"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266813"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774863"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/850943.853097"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/255235.255288"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"e_1_3_2_1_42_1","unstructured":"NVIDIA \"CUDA Binary Utilities.\" Available: http:\/\/docs.nvidia.com\/cuda\/cuda-binary-utilities\/index.html"},{"key":"e_1_3_2_1_43_1","unstructured":"NVIDIA \"Nvidia geforce gtx 680 white paper v1.0.\" Available: http:\/\/www.geforce.com\/Active\/en_US\/en_US\/pdf\/GeForce-GTX-680-Whitepaper-FINAL.pdf"},{"key":"e_1_3_2_1_44_1","first-page":"1","article-title":"High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors","author":"Packan P.","year":"2009","unstructured":"P. Packan, S. Akbar, M. Armstrong, D. Bergstrom, M. Brazier, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, J. Jopling, C. Kenyon, S.-H. Lee, M. Liu, S. Lodha, B. Mattis, A. Murthy, L. Neiberg, J. Neirynck, S. Pae, C. Parker, L. Pipes, J. Sebastian, J. Seiple, B. Sell, A. Sharma, S. Sivakumar, B. Song, A. St.Amour, K. Tone, T. Troeger, C. Weber, K. Zhang, Y. Luo, and S. Natarajan, \"High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors,\" in IEDM, Dec 2009, pp. 1--4.","journal-title":"IEDM"},{"key":"e_1_3_2_1_45_1","volume-title":"Digital Integrated Circuits","author":"Rabaey J. M.","year":"2003","unstructured":"J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits (2nd Edition), 2003.","edition":"2"},{"key":"e_1_3_2_1_46_1","volume-title":"On demand register allocation and deallocation for a multithreaded processor,\" in US Patent No. 20110161616","author":"Tarjan D.","year":"2011","unstructured":"D. Tarjan and K. Skadron, \"On demand register allocation and deallocation for a multithreaded processor,\" in US Patent No. 20110161616, 2011."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277179"},{"key":"e_1_3_2_1_48_1","first-page":"414","article-title":"A 450 mhz 64 b risc processor using multiple threshold voltage cmos","author":"Yamashita T.","year":"2000","unstructured":"T. Yamashita, N. Yoshida, M. Sakamoto, T. Matsumoto, M. Kusunoki, H. Takahashi, A. Wakahara, T. Ito, T. Shimizu, K. Kurita, K. Higeta, K. Mori, N. Tamba, N. Kato, K. Miyamoto, R. Yamagata, H. Tanaka, and T. Hiyama, \"A 450 mhz 64 b risc processor using multiple threshold voltage cmos,\" in ISSCC, Feb 2000, pp. 414--415.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996798"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830784","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830784","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:29:38Z","timestamp":1763458178000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830784"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":49,"alternative-id":["10.1145\/2830772.2830784","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830784","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}