{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T17:06:59Z","timestamp":1774026419156,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830790","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"50-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":83,"title":["Doppelg\u00e4nger"],"prefix":"10.1145","author":[{"given":"Joshua San","family":"Miguel","sequence":"first","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge","family":"Albericio","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Moshovos","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[{"name":"University of Toronto"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Adaptive cache compression for high-performance processors,\" in International Symposium on Computer Architecture","author":"Alameldeen A.","year":"2004","unstructured":"A. Alameldeen and D. A. Wood , \" Adaptive cache compression for high-performance processors,\" in International Symposium on Computer Architecture , 2004 . A. Alameldeen and D. A. Wood, \"Adaptive cache compression for high-performance processors,\" in International Symposium on Computer Architecture, 2004."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540735"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.119"},{"key":"e_1_3_2_1_4_1","volume-title":"dissertation","author":"Bienia C.","year":"2011","unstructured":"C. Bienia , \"Benchmarking modern multiprocessors,\" Ph. D. dissertation , Princeton University , January 2011 . C. Bienia, \"Benchmarking modern multiprocessors,\" Ph.D. dissertation, Princeton University, January 2011."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555777"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2643033"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545232"},{"key":"e_1_3_2_1_11_1","volume-title":"POWER8TM: A 12-core server-class processor in 22nm SOI with 7.6Tb\/s off-chip bandwidth,\" in Proceedings of the International Solid State Circuits Conference","author":"Fluhr E.","year":"2014","unstructured":"E. Fluhr , \" POWER8TM: A 12-core server-class processor in 22nm SOI with 7.6Tb\/s off-chip bandwidth,\" in Proceedings of the International Solid State Circuits Conference , 2014 . E. Fluhr et al., \"POWER8TM: A 12-core server-class processor in 22nm SOI with 7.6Tb\/s off-chip bandwidth,\" in Proceedings of the International Solid State Circuits Conference, 2014."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2013.27"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.4"},{"key":"e_1_3_2_1_14_1","volume-title":"Haswell: The fourth-generation intel core processor,\" IEEE MICRO","author":"Hammarlund P.","unstructured":"P. Hammarlund , \" Haswell: The fourth-generation intel core processor,\" IEEE MICRO , vol. 34 , no. 2, 2014. P. Hammarlund et al., \"Haswell: The fourth-generation intel core processor,\" IEEE MICRO, vol. 34, no. 2, 2014."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_16_1","volume-title":"Power gating with block migration in chip-multiprocessor last-level caches,\" in Proceedings of the International Conference on Computer Design","author":"Kadjo D.","year":"2013","unstructured":"D. Kadjo , \" Power gating with block migration in chip-multiprocessor last-level caches,\" in Proceedings of the International Conference on Computer Design , 2013 . D. Kadjo et al., \"Power gating with block migration in chip-multiprocessor last-level caches,\" in Proceedings of the International Conference on Computer Design, 2013."},{"key":"e_1_3_2_1_17_1","volume-title":"Dead block replacement and bypass with a sampling predictor,\" in Proceedings of the 43rd International Symposium on Microarchitecture","author":"Khan S. M.","year":"2010","unstructured":"S. M. Khan , \" Dead block replacement and bypass with a sampling predictor,\" in Proceedings of the 43rd International Symposium on Microarchitecture , 2010 . S. M. Khan et al., \"Dead block replacement and bypass with a sampling predictor,\" in Proceedings of the 43rd International Symposium on Microarchitecture, 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403720"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_21_1","volume-title":"Conf. Architectural Support for Programming Languages and Operating Systems","author":"Neelakantam N.","year":"2008","unstructured":"N. Neelakantam : a full-system execution-driven simulator for x86,\" poster presented at Int . Conf. Architectural Support for Programming Languages and Operating Systems , 2008 . N. Neelakantam et al., \"FeS2: a full-system execution-driven simulator for x86,\" poster presented at Int. Conf. Architectural Support for Programming Languages and Operating Systems, 2008."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2414729.2414737"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.22"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.41"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540715"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.3"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025133"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650333"},{"key":"e_1_3_2_1_34_1","volume-title":"Symp. on Computer Architecture","author":"St. Amant R.","year":"2014","unstructured":"R. St. Amant code acceleration with limited-precision analog computation,\" in Proc. of the Int . Symp. on Computer Architecture , 2014 . R. St. Amant et al., \"General-purpose code acceleration with limited-precision analog computation,\" in Proc. of the Int. Symp. on Computer Architecture, 2014."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597655"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/384264.379235"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830790","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:39Z","timestamp":1750225719000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830790"}},"subtitle":["a cache for approximate computing"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":37,"alternative-id":["10.1145\/2830772.2830790","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830790","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}