{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T09:37:08Z","timestamp":1782293828438,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"ARM Holdings"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["SHF-1217917"],"award-info":[{"award-number":["SHF-1217917"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830791","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"322-333","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["DynaMOS"],"prefix":"10.1145","author":[{"given":"Shruti","family":"Padmanabha","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Lukefahr","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Reetuparna","family":"Das","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"P. Greenhalgh \"Big.little processing with arm cortex-a15 & cortex-a7 \" Sept. 2011. http:\/\/www.arm.com\/_les\/downloads\/big_LITTLE_Final.pdf. P. Greenhalgh \"Big.little processing with arm cortex-a15 & cortex-a7 \" Sept. 2011. http:\/\/www.arm.com\/_les\/downloads\/big_LITTLE_Final.pdf."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006707"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815967"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540746"},{"key":"e_1_3_2_1_6_1","volume-title":"Rationale for a 3d heterogeneous multi-core processor,\" migration","author":"Rotenberg E.","unstructured":"E. Rotenberg , B. H. Dwiel , E. Forbes , Z. Zhang , R. Widialaksono , R. B. R. Chowdhury , N. Tshibangu , S. Lipa , W. R. Davis , and P. D. Franzon , \" Rationale for a 3d heterogeneous multi-core processor,\" migration , vol. 100 , no. 1K, p. 10K, 2013. E. Rotenberg, B. H. Dwiel, E. Forbes, Z. Zhang, R. Widialaksono, R. B. R. Chowdhury, N. Tshibangu, S. Lipa, W. R. Davis, and P. D. Franzon, \"Rationale for a 3d heterogeneous multi-core processor,\" migration, vol. 100, no. 1K, p. 10K, 2013."},{"key":"e_1_3_2_1_7_1","volume-title":"The heterogeneous block architecture","author":"Fallin C.","year":"2014","unstructured":"C. Fallin , C. Wilkerson , and O. Mutlu , \" The heterogeneous block architecture ,\" March 2014 . C. Fallin, C. Wilkerson, and O. Mutlu, \"The heterogeneous block architecture,\" March 2014."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2499368.2451143"},{"key":"e_1_3_2_1_9_1","volume-title":"Trace based instruction caching","author":"Hinton G. J.","year":"2000","unstructured":"G. J. Hinton , R. F. Krick , C. W. Lee , D. J. Sager , and M. D. Upton , \" Trace based instruction caching ,\" Jan. 25 2000 . US Patent 6,018,786. G. J. Hinton, R. F. Krick, C. W. Lee, D. J. Sager, and M. D. Upton, \"Trace based instruction caching,\" Jan. 25 2000. US Patent 6,018,786."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840406"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264125"},{"key":"e_1_3_2_1_12_1","first-page":"36","article-title":"Turboscalar: a high frequency high ipc microarchitecture","author":"Black B.","year":"2000","unstructured":"B. Black and J. P. Shen , \" Turboscalar: a high frequency high ipc microarchitecture ,\" ISCA27 , pp. 36 -- 44 , 2000 . B. Black and J. P. Shen, \"Turboscalar: a high frequency high ipc microarchitecture,\" ISCA27, pp. 36--44, 2000.","journal-title":"ISCA27"},{"key":"e_1_3_2_1_13_1","volume-title":"Performance characterization of spec cpu benchmarks on intel's core microarchitecture based processor,\" in SPEC Benchmark Workshop","author":"Bird S.","year":"2007","unstructured":"S. Bird , A. Phansalkar , L. K. John , A. Mericas , and R. Indukuru , \" Performance characterization of spec cpu benchmarks on intel's core microarchitecture based processor,\" in SPEC Benchmark Workshop , 2007 . S. Bird, A. Phansalkar, L. K. John, A. Mericas, and R. Indukuru, \"Performance characterization of spec cpu benchmarks on intel's core microarchitecture based processor,\" in SPEC Benchmark Workshop, 2007."},{"key":"e_1_3_2_1_14_1","first-page":"24","volume-title":"Trace cache: a low latency approach to high bandwidth instruction fetching,\" in Proceedings of the 29th annual ACM\/IEEE international symposium on Microarchitecture","author":"Rotenberg E.","year":"1996","unstructured":"E. Rotenberg , S. Bennett , and J. E. Smith , \" Trace cache: a low latency approach to high bandwidth instruction fetching,\" in Proceedings of the 29th annual ACM\/IEEE international symposium on Microarchitecture , pp. 24 -- 35 , IEEE Computer Society , 1996 . E. Rotenberg, S. Bennett, and J. E. Smith, \"Trace cache: a low latency approach to high bandwidth instruction fetching,\" in Proceedings of the 29th annual ACM\/IEEE international symposium on Microarchitecture, pp. 24--35, IEEE Computer Society, 1996."},{"key":"e_1_3_2_1_15_1","first-page":"173","volume-title":"Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors,\" in Proc. of the 25th Annual International Symposium on Computer Architecture","author":"Friendly D.","year":"1998","unstructured":"D. Friendly , S. Patel , and Y. Patt , \" Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors,\" in Proc. of the 25th Annual International Symposium on Computer Architecture , pp. 173 -- 181 , June 1998 . D. Friendly, S. Patel, and Y. Patt, \"Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors,\" in Proc. of the 25th Annual International Symposium on Computer Architecture, pp. 173--181, June 1998."},{"key":"e_1_3_2_1_16_1","first-page":"215","volume-title":"HPCA 2008. IEEE 14th International Symposium on","author":"Das R.","year":"2008","unstructured":"R. Das , A. K. Mishra , C. Nicopoulos , D. Park , V. Narayanan , R. Iyer , M. S. Yousif , and C. R. Das , \" Performance and power optimization through data compression in network-on-chip architectures,\" in High Performance Computer Architecture, 2008 . HPCA 2008. IEEE 14th International Symposium on , pp. 215 -- 225 , IEEE, 2008 . R. Das, A. K. Mishra, C. Nicopoulos, D. Park, V. Narayanan, R. Iyer, M. S. Yousif, and C. R. Das, \"Performance and power optimization through data compression in network-on-chip architectures,\" in High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th International Symposium on, pp. 215--225, IEEE, 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751874"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"S. Navada N. K. Choudhary S. V. Wadhavkar and E. Rotenberg \"A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors \" in Proceedings of the 22nd international conference on Parallel architectures and compilation techniques pp. 133--144 IEEE Press 2013. S. Navada N. K. Choudhary S. V. Wadhavkar and E. Rotenberg \"A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors \" in Proceedings of the 22nd international conference on Parallel architectures and compilation techniques pp. 133--144 IEEE Press 2013.","DOI":"10.1109\/PACT.2013.6618804"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"e_1_3_2_1_25_1","volume-title":"Harnessing isa diversity: Design of a heterogeneous-isa chip multiprocessor,\" in Annual International Symposium on Computer Architecture","author":"Venkat A.","year":"2014","unstructured":"A. Venkat and D. M. Tullsen , \" Harnessing isa diversity: Design of a heterogeneous-isa chip multiprocessor,\" in Annual International Symposium on Computer Architecture , 2014 . A. Venkat and D. M. Tullsen, \"Harnessing isa diversity: Design of a heterogeneous-isa chip multiprocessor,\" in Annual International Symposium on Computer Architecture, 2014."},{"key":"e_1_3_2_1_26_1","unstructured":"NVidia \"Variable smp -a multi-core cpu architecture for low power and high performance \" 2011. http:\/\/www.nvidia.com\/content\/PDF\/tegra_white_papers\/Variable-SMP-A-Multi-Core-CPU-Architecture-for-LowPower-and-High-Performance-v1.1.pdf. NVidia \"Variable smp -a multi-core cpu architecture for low power and high performance \" 2011. http:\/\/www.nvidia.com\/content\/PDF\/tegra_white_papers\/Variable-SMP-A-Multi-Core-CPU-Architecture-for-LowPower-and-High-Performance-v1.1.pdf."},{"issue":"4","key":"e_1_3_2_1_27_1","first-page":"5","article-title":"Introduction to the cell multiprocessor","volume":"49","author":"Kahle J. A.","year":"2005","unstructured":"J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , and D. Shippy , \" Introduction to the cell multiprocessor ,\" IBM journal of Research and Development , vol. 49 , no. 4 . 5 , pp. 589--604, 2005 . J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, \"Introduction to the cell multiprocessor,\" IBM journal of Research and Development, vol. 49, no. 4.5, pp. 589--604, 2005.","journal-title":"IBM journal of Research and Development"},{"key":"e_1_3_2_1_28_1","unstructured":"Intel \"2nd generation intel core vpro processor family \" 2008. http:\/\/www.intel.com\/content\/dam\/doc\/whitepaper\/performance-2nd-generation-core-vpro-family-paper.pdf. Intel \"2nd generation intel core vpro processor family \" 2008. http:\/\/www.intel.com\/content\/dam\/doc\/whitepaper\/performance-2nd-generation-core-vpro-family-paper.pdf."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.7"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628078"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205185"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360160"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.814327"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830791","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830791","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:39Z","timestamp":1750225719000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830791"}},"subtitle":["dynamic schedule migration for heterogeneous cores"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":34,"alternative-id":["10.1145\/2830772.2830791","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830791","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}