{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T15:46:32Z","timestamp":1775231192823,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["CNS-1303663, CNS-1423583"],"award-info":[{"award-number":["CNS-1303663, CNS-1423583"]}]},{"name":"Intel"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830793","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"141-152","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":142,"title":["Efficiently prefetching complex address patterns"],"prefix":"10.1145","author":[{"given":"Manjunath","family":"Shevgoor","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sahil","family":"Koladiya","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Wilkerson","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seth H.","family":"Pugsley","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeshan","family":"Chishti","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume":"13","author":"Ishii Y.","year":"2011","unstructured":"Y. Ishii , M. Inaba , and K. Hiraki , \"Access Map Pattern Matching for High Performance Data Cache Prefetch,\" The Journal of Instruction-Level Parallelism , vol. 13 , January 2011 . Y. Ishii, M. Inaba, and K. Hiraki, \"Access Map Pattern Matching for High Performance Data Cache Prefetch,\" The Journal of Instruction-Level Parallelism, vol. 13, January 2011.","journal-title":"\"Access Map Pattern Matching for High Performance Data Cache Prefetch,\" The Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_3_1","volume-title":"Run-Time Evaluation of Aggressive Prefetchers,\" in Proceedings of HPCA","author":"Pugsley S.","year":"2014","unstructured":"S. Pugsley , Z. Chishti , C. Wilkerson , T. Chuang , R. Scott , A. Jaleel , S.-L. Lu , K. Chow , and R. Balasubramonian , \" Sandbox Prefetching: Safe , Run-Time Evaluation of Aggressive Prefetchers,\" in Proceedings of HPCA , 2014 . S. Pugsley, Z. Chishti, C. Wilkerson, T. Chuang, R. Scott, A. Jaleel, S.-L. Lu, K. Chow, and R. Balasubramonian, \"Sandbox Prefetching: Safe, Run-Time Evaluation of Aggressive Prefetchers,\" in Proceedings of HPCA, 2014."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"e_1_3_2_1_6_1","volume":"8","author":"Seznec A.","year":"2006","unstructured":"A. Seznec and P. Michaud , \"A case for (partially) TAgged GEometric history length branch predictor,\" Journal of Instruction-Level Parallelism , vol. 8 , 2006 . A. Seznec and P. Michaud, \"A case for (partially) TAgged GEometric history length branch predictor,\" Journal of Instruction-Level Parallelism, vol. 8, 2006.","journal-title":"\"A case for (partially) TAgged GEometric history length branch predictor,\" Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_7_1","unstructured":"\"Wind River Simics Full System Simulator \" 2007. http:\/\/www.windriver.com\/products\/simics\/.  \"Wind River Simics Full System Simulator \" 2007. http:\/\/www.windriver.com\/products\/simics\/."},{"key":"e_1_3_2_1_8_1","volume-title":"USIMM: the Utah SImulated Memory Module,\" tech. rep","author":"Chatterjee N.","year":"2012","unstructured":"N. Chatterjee , R. Balasubramonian , M. Shevgoor , S. Pugsley , A. Udipi , A. Shafiee , K. Sudan , M. Awasthi , and Z. Chishti , \" USIMM: the Utah SImulated Memory Module,\" tech. rep ., University of Utah , 2012 . UUCS-12-002. N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. Pugsley, A. Udipi, A. Shafiee, K. Sudan, M. Awasthi, and Z. Chishti, \"USIMM: the Utah SImulated Memory Module,\" tech. rep., University of Utah, 2012. UUCS-12-002."},{"key":"e_1_3_2_1_9_1","unstructured":"\"Micron DDR3 SDRAM Part MT41J1G4 \" 2009.  \"Micron DDR3 SDRAM Part MT41J1G4 \" 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_12_1","unstructured":"P. Michaud \"A Best-Offset Prefetcher \" in Data Prefetching Championship 2015.  P. Michaud \"A Best-Offset Prefetcher \" in Data Prefetching Championship 2015."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370837"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192014"},{"key":"e_1_3_2_1_17_1","volume-title":"Techniques for Bandwidth-Efficient Prefetching of Linked Data Structures in Hybrid Prefetching Systems,\" in Proceedings of HPCA","author":"Ebrahimi E.","year":"2009","unstructured":"E. Ebrahimi , O. Mutlu , and Y. Patt , \" Techniques for Bandwidth-Efficient Prefetching of Linked Data Structures in Hybrid Prefetching Systems,\" in Proceedings of HPCA , 2009 . E. Ebrahimi, O. Mutlu, and Y. Patt, \"Techniques for Bandwidth-Efficient Prefetching of Linked Data Structures in Hybrid Prefetching Systems,\" in Proceedings of HPCA, 2009."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.395402"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.4"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006211"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.494633"},{"key":"e_1_3_2_1_25_1","volume-title":"IBM","author":"Tendler J.","year":"2001","unstructured":"J. Tendler , S. Dodson , S. Fields , H. Le , and B. Sinharoy , \" Power4 System Microarchitecture,\" tech. rep., Technical White Paper , IBM , October 2001 . J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy, \"Power4 System Microarchitecture,\" tech. rep., Technical White Paper, IBM, October 2001."},{"key":"e_1_3_2_1_26_1","first-page":"102","author":"Fu J.","year":"1992","unstructured":"J. Fu , J. Patel , and B. Janssens , \"Stride Directed Prefetching in Scalar Processors,\" in Proceedings of MICRO-25 , pp. 102 -- 110 , December 1992 . J. Fu, J. Patel, and B. Janssens, \"Stride Directed Prefetching in Scalar Processors,\" in Proceedings of MICRO-25, pp. 102--110, December 1992.","journal-title":"\"Stride Directed Prefetching in Scalar Processors,\" in Proceedings of MICRO-25"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279404"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555766"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540730"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830793","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830793"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":30,"alternative-id":["10.1145\/2830772.2830793","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830793","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}