{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:56:59Z","timestamp":1773413819077,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["1303663, 1423583, 1314709"],"award-info":[{"award-number":["1303663, 1423583, 1314709"]}]},{"name":"Intel"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830795","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"89-101","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Avoiding information leakage in the memory controller with fixed service policies"],"prefix":"10.1145","author":[{"given":"Ali","family":"Shafiee","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akhila","family":"Gundu","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manjunath","family":"Shevgoor","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohit","family":"Tiwari","sequence":"additional","affiliation":[{"name":"University of Texas Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1314466.1314469"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229285.1266999"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_15"},{"key":"e_1_3_2_1_4_1","unstructured":"D. J. Bernstein \"Cache-timing Attacks on AES \" 2005.  D. J. Bernstein \"Cache-timing Attacks on AES \" 2005."},{"key":"e_1_3_2_1_5_1","unstructured":"C. Percival \"Cache Missing for Fun and Profit \" 2005.  C. Percival \"Cache Missing for Fun and Profit \" 2005."},{"key":"e_1_3_2_1_6_1","volume-title":"BusMonitor: A Hypervisor-Based Solution for Memory Bus Covert Channels,\" in Proceedings of EuroSec","author":"Saltaformaggio B.","year":"2013","unstructured":"B. Saltaformaggio , D. Xu , and X. Zhang , \" BusMonitor: A Hypervisor-Based Solution for Memory Bus Covert Channels,\" in Proceedings of EuroSec , 2013 . B. Saltaformaggio, D. Xu, and X. Zhang, \"BusMonitor: A Hypervisor-Based Solution for Memory Bus Covert Channels,\" in Proceedings of EuroSec, 2013."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2006.20"},{"key":"e_1_3_2_1_8_1","volume-title":"Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud,\" in the 21st USENIX Security Symposium (Security '12)","author":"Wu Z.","year":"2012","unstructured":"Z. Wu , Z. Xu , and H. Wang , \" Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud,\" in the 21st USENIX Security Symposium (Security '12) , 2012 . Z. Wu, Z. Xu, and H. Wang, \"Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud,\" in the 21st USENIX Security Symposium (Security '12), 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_10_1","volume-title":"Timing Channel Protection for a Shared Memory Controller,\" in Proceedings of HPCA","author":"Wang Y.","year":"2014","unstructured":"Y. Wang , A. Ferraiuolo , and G. E. Suh , \" Timing Channel Protection for a Shared Memory Controller,\" in Proceedings of HPCA , 2014 . Y. Wang, A. Ferraiuolo, and G. E. Suh, \"Timing Channel Protection for a Shared Memory Controller,\" in Proceedings of HPCA, 2014."},{"key":"e_1_3_2_1_11_1","first-page":"393","author":"Kong J.","year":"2009","unstructured":"J. Kong , O. Acii\u00e7mez , J.-P. Seifert , and H. Zhou , \"Hardware-software Integrated Approaches to Defend Against Software Cache-based Side Channel Attacks,\" in Proceedings of HPCA , pp. 393 -- 404 , 2009 . J. Kong, O. Acii\u00e7mez, J.-P. Seifert, and H. Zhou, \"Hardware-software Integrated Approaches to Defend Against Software Cache-based Side Channel Attacks,\" in Proceedings of HPCA, pp. 393--404, 2009.","journal-title":"\"Hardware-software Integrated Approaches to Defend Against Software Cache-based Side Channel Attacks,\" in Proceedings of HPCA"},{"key":"e_1_3_2_1_12_1","first-page":"280","volume":"2005","author":"Page D.","year":"2005","unstructured":"D. Page , \" Partitioned Cache Architecture as a Side-Channel Defence Mechanism,\" IACR Cryptology e Print Archive , vol. 2005 , p. 280 , 2005 . D. Page, \"Partitioned Cache Architecture as a Side-Channel Defence Mechanism,\" IACR Cryptology ePrint Archive, vol. 2005, p. 280, 2005.","journal-title":"Print Archive"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.24"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485972"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/360051.360056"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508258"},{"key":"e_1_3_2_1_19_1","volume-title":"Security Policies and Security Models,\" in Proceedings of IEEE Symposium on Security and Privacy (Oakland)","author":"Goguen J. A.","year":"1982","unstructured":"J. A. Goguen and J. Meseguer , \" Security Policies and Security Models,\" in Proceedings of IEEE Symposium on Security and Privacy (Oakland) , 1982 . J. A. Goguen and J. Meseguer, \"Security Policies and Security Models,\" in Proceedings of IEEE Symposium on Security and Privacy (Oakland), 1982."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669174"},{"key":"e_1_3_2_1_21_1","volume-title":"Understanding Contention-driven Covert Channels and Using Them for Defense,\" in Proceedings of HPCA","author":"Hunger C.","year":"2015","unstructured":"C. Hunger , M. Kazdagli , A. Rawat , S. Vishwanath , A. Dimakis , and M. Tiwari , \" Understanding Contention-driven Covert Channels and Using Them for Defense,\" in Proceedings of HPCA , 2015 . C. Hunger, M. Kazdagli, A. Rawat, S. Vishwanath, A. Dimakis, and M. Tiwari, \"Understanding Contention-driven Covert Channels and Using Them for Defense,\" in Proceedings of HPCA, 2015."},{"key":"e_1_3_2_1_22_1","volume-title":"STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud,\" in Proceedings of USENIX Security Symposium","author":"Kim T.","year":"2012","unstructured":"T. Kim , M. Peinado , and G. Mainar-Ruiz , \" STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud,\" in Proceedings of USENIX Security Symposium , 2012 . T. Kim, M. Peinado, and G. Mainar-Ruiz, \"STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud,\" in Proceedings of USENIX Security Symposium, 2012."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.45"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516692"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993512"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541947"},{"key":"e_1_3_2_1_29_1","volume-title":"Personal Correspondence","author":"Suh Ed","year":"2014","unstructured":"Ed Suh , Yao Wang , Cornell University , Personal Correspondence , November 2014 . Ed Suh, Yao Wang, Cornell University, Personal Correspondence, November 2014."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_31_1","volume-title":"Suppressing the Oblivious RAM Timing Channel While Making Information Leakage and Program Efficiency Trade-Offs,\" in Proceedings of HPCA","author":"Fletcher C.","year":"2014","unstructured":"C. Fletcher , L. Ren , X. Yu , M. van Dijk , O. Khan , and S. Devadas , \" Suppressing the Oblivious RAM Timing Channel While Making Information Leakage and Program Efficiency Trade-Offs,\" in Proceedings of HPCA , 2014 . C. Fletcher, L. Ren, X. Yu, M. van Dijk, O. Khan, and S. Devadas, \"Suppressing the Oblivious RAM Timing Channel While Making Information Leakage and Program Efficiency Trade-Offs,\" in Proceedings of HPCA, 2014."},{"key":"e_1_3_2_1_32_1","volume-title":"Run-Time Evaluation of Aggressive Prefetchers,\" in Proceedings of HPCA","author":"Pugsley S.","year":"2014","unstructured":"S. Pugsley , Z. Chishti , C. Wilkerson , T. Chuang , R. Scott , A. Jaleel , S.-L. Lu , K. Chow , and R. Balasubramonian , \" Sandbox Prefetching: Safe , Run-Time Evaluation of Aggressive Prefetchers,\" in Proceedings of HPCA , 2014 . S. Pugsley, Z. Chishti, C. Wilkerson, T. Chuang, R. Scott, A. Jaleel, S.-L. Lu, K. Chow, and R. Balasubramonian, \"Sandbox Prefetching: Safe, Run-Time Evaluation of Aggressive Prefetchers,\" in Proceedings of HPCA, 2014."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Krishna T. Malladi Ian Shaeffer Liji Gopalakrishnan David Lo Benjamin C. Lee Mark Horowitz \"Rethinking DRAM Power Modes for Energy Proportionality \" 2012.  Krishna T. Malladi Ian Shaeffer Liji Gopalakrishnan David Lo Benjamin C. Lee Mark Horowitz \"Rethinking DRAM Power Modes for Energy Proportionality \" 2012.","DOI":"10.1109\/MICRO.2012.21"},{"key":"e_1_3_2_1_34_1","unstructured":"\"Wind River Simics Full System Simulator \" 2007. http:\/\/www.windriver.com\/products\/simics\/.  \"Wind River Simics Full System Simulator \" 2007. http:\/\/www.windriver.com\/products\/simics\/."},{"key":"e_1_3_2_1_35_1","volume-title":"USIMM: the Utah SImulated Memory Module,\" tech. rep","author":"Chatterjee N.","year":"2012","unstructured":"N. Chatterjee , R. Balasubramonian , M. Shevgoor , S. Pugsley , A. Udipi , A. Shafiee , K. Sudan , M. Awasthi , and Z. Chishti , \" USIMM: the Utah SImulated Memory Module,\" tech. rep ., University of Utah , 2012 . UUCS-12-002. N. Chatterjee, R. Balasubramonian, M. Shevgoor, S. Pugsley, A. Udipi, A. Shafiee, K. Sudan, M. Awasthi, and Z. Chishti, \"USIMM: the Utah SImulated Memory Module,\" tech. rep., University of Utah, 2012. UUCS-12-002."},{"key":"e_1_3_2_1_36_1","volume-title":"High Performance Memory Access Scheduling Using Compute-Phase Prediction and Writeback-Refresh Overlap,\" in Memory Scheduling Championship","author":"Ishii Y.","year":"2012","unstructured":"Y. Ishii , K. Hosokawa , M. Inaba , and K. Hiraki , \" High Performance Memory Access Scheduling Using Compute-Phase Prediction and Writeback-Refresh Overlap,\" in Memory Scheduling Championship , 2012 . Y. Ishii, K. Hosokawa, M. Inaba, and K. Hiraki, \"High Performance Memory Access Scheduling Using Compute-Phase Prediction and Writeback-Refresh Overlap,\" in Memory Scheduling Championship, 2012."},{"key":"e_1_3_2_1_37_1","volume-title":"JESD79-4: JEDEC Standard DDR4 SDRAM","author":"JEDEC","year":"2012","unstructured":"JEDEC , JESD79-4: JEDEC Standard DDR4 SDRAM , 2012 . JEDEC, JESD79-4: JEDEC Standard DDR4 SDRAM, 2012."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"e_1_3_2_1_39_1","unstructured":"\"Micron System Power Calculator.\" http:\/\/www.micron.com\/products\/support\/power-calc.  \"Micron System Power Calculator.\" http:\/\/www.micron.com\/products\/support\/power-calc."},{"key":"e_1_3_2_1_40_1","volume-title":"TimeWarp: Rethinking Timekeeping and Performance Monitoring Mechanisms to Mitigate Side-Channel Attacks,\" in Proceedings of ISCA","author":"Martin R.","year":"2012","unstructured":"R. Martin , J. Demme , and S. Sethumadhavan , \" TimeWarp: Rethinking Timekeeping and Performance Monitoring Mechanisms to Mitigate Side-Channel Attacks,\" in Proceedings of ISCA , 2012 . R. Martin, J. Demme, and S. Sethumadhavan, \"TimeWarp: Rethinking Timekeeping and Performance Monitoring Mechanisms to Mitigate Side-Channel Attacks,\" in Proceedings of ISCA, 2012."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2611765.2611776"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2008.2008646"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.21"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.29"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370834"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830795","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830795"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":47,"alternative-id":["10.1145\/2830772.2830795","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830795","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}