{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:13:37Z","timestamp":1780355617933,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF","award":["CCF-1318384"],"award-info":[{"award-number":["CCF-1318384"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830797","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"598-610","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":125,"title":["Rubik"],"prefix":"10.1145","author":[{"given":"Harshad","family":"Kasture","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Davide B.","family":"Bartolini","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nathan","family":"Beckmann","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Sanchez","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"e_1_3_2_1_2_1","volume-title":"Morgan & Claypool","author":"Barroso L.","year":"2013"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196112"},{"key":"e_1_3_2_1_4_1","volume-title":"Wiley","author":"Billingsley P.","year":"2008"},{"key":"e_1_3_2_1_5_1","unstructured":"E. Burton G. Schrom F. Paillet et al. \"FIVR: Fully integrated voltage regulators on 4th generation Intel Core SoCs \" in APEC-29 2014.  E. Burton G. Schrom F. Paillet et al. \"FIVR: Fully integrated voltage regulators on 4th generation Intel Core SoCs \" in APEC-29 2014."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155641"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2408776.2408794"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541941"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.22"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.65"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.52"},{"key":"e_1_3_2_1_13_1","volume-title":"American Mathematical Soc.","author":"Grinstead C.","year":"1998"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"P. Hammarlund A. Martinez A. Bajwa et al. \"Haswell: The fourth-generation intel core processor \" IEEE Micro 34(2) 2014.  P. Hammarlund A. Martinez A. Bajwa et al. \"Haswell: The fourth-generation intel core processor \" IEEE Micro 34(2) 2014.","DOI":"10.1109\/MM.2014.10"},{"key":"e_1_3_2_1_15_1","unstructured":"A. Hilton N. Eswaran and A. Roth \"FIESTA: A sample-balanced multi-program workload methodology \" in MoBS 2009.  A. Hilton N. Eswaran and A. Roth \"FIESTA: A sample-balanced multi-program workload methodology \" in MoBS 2009."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"C.-H. Hsu Y. Zhang M. Laurenzano et al. \"Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting \" in HPCA-21 2015.  C.-H. Hsu Y. Zhang M. Laurenzano et al. \"Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting \" in HPCA-21 2015.","DOI":"10.1109\/HPCA.2015.7056039"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360149"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.29"},{"key":"e_1_3_2_1_19_1","volume-title":"Intel","year":"2014"},{"key":"e_1_3_2_1_20_1","volume-title":"Intel","author":"0","year":"2014"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465367"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1516360.1516365"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"S. Kanev K. Hazelwood G.-Y. Wei et al. \"Tradeoffs between power management and tail latency in warehouse-scale applications \" in IISWC 2014.  S. Kanev K. Hazelwood G.-Y. Wei et al. \"Tradeoffs between power management and tail latency in warehouse-scale applications \" in IISWC 2014.","DOI":"10.1109\/IISWC.2014.6983037"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541944"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787338"},{"key":"e_1_3_2_1_27_1","unstructured":"W. Kim M. S. Gupta G.-Y. Wei et al. \"System level analysis of fast per-core DVFS using on-chip switching regulators \" in HPCA-14 2008.  W. Kim M. S. Gupta G.-Y. Wei et al. \"System level analysis of fast per-core DVFS using on-chip switching regulators \" in HPCA-14 2008."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"P. Koehn H. Hoang A. Birch et al. \"Moses: Open source toolkit for statistical machine translation \" in ACL-45 2007.   P. Koehn H. Hoang A. Birch et al. \"Moses: Open source toolkit for statistical machine translation \" in ACL-45 2007.","DOI":"10.3115\/1557769.1557821"},{"key":"e_1_3_2_1_29_1","unstructured":"R. Kohavi \"A study of cross-validation and bootstrap for accuracy estimation and model selection \" in IJCAI 1995.   R. Kohavi \"A study of cross-validation and bootstrap for accuracy estimation and model selection \" in IJCAI 1995."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465012"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"N. Kurd S. Bhamidipati C. Mozak et al. \"Westmere: A family of 32nm IA processors \" in ISSCC 2010.  N. Kurd S. Bhamidipati C. Mozak et al. \"Westmere: A family of 32nm IA processors \" in ISSCC 2010.","DOI":"10.1109\/ISSCC.2010.5434033"},{"key":"e_1_3_2_1_32_1","unstructured":"J. Li and J. Mart\u00ednez \"Dynamic power-performance adaptation of parallel computation on chip multiprocessors \" in HPCA-12 2006.  J. Li and J. Mart\u00ednez \"Dynamic power-performance adaptation of parallel computation on chip multiprocessors \" in HPCA-12 2006."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"D. Lo L. Cheng R. Govindaraju et al. \"Towards energy proportionality for large-scale latency-critical workloads \" in ISCA-41 2014.   D. Lo L. Cheng R. Govindaraju et al. \"Towards energy proportionality for large-scale latency-critical workloads \" in ISCA-41 2014.","DOI":"10.1109\/ISCA.2014.6853237"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"D. Lo and C. Kozyrakis \"Dynamic management of Turbo-Mode in modern multi-core chips \" in HPCA-20 2014.  D. Lo and C. Kozyrakis \"Dynamic management of Turbo-Mode in modern multi-core chips \" in HPCA-20 2014.","DOI":"10.1109\/HPCA.2014.6835969"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/384268.378429"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168855"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"D. Meisner B. Gold and T. Wenisch \"The PowerNap server architecture \" in ASPLOS-XIV 2009.  D. Meisner B. Gold and T. Wenisch \"The PowerNap server architecture \" in ASPLOS-XIV 2009.","DOI":"10.1145\/1508244.1508269"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000103"},{"key":"e_1_3_2_1_40_1","unstructured":"D. Meisner and T. Wenisch \"Stochastic queuing simulation for data center workloads \" EXERT 2010.  D. Meisner and T. Wenisch \"Stochastic queuing simulation for data center workloads \" EXERT 2010."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151009"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.23"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_44_1","unstructured":"N. Pinckney M. Fojtik B. Giridhar et al. \"Shortstop: An on-chip fast supply boosting technique \" in VLSI 2013.  N. Pinckney M. Fojtik B. Giridhar et al. \"Shortstop: An on-chip fast supply boosting technique \" in VLSI 2013."},{"key":"e_1_3_2_1_45_1","unstructured":"V. Reddi B. Lee T. Chilimbi et al. \"Web search using mobile cores: quantifying and mitigating the price of efficiency \" in ISCA-37 2010.  V. Reddi B. Lee T. Chilimbi et al. \"Web search using mobile cores: quantifying and mitigating the price of efficiency \" in ISCA-37 2010."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008553"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_2_1_51_1","unstructured":"H. Sasaki S. Imamura and K. Inoue \"Coordinated power-performance optimization in manycores \" in PACT-22 2013.   H. Sasaki S. Imamura and K. Inoue \"Coordinated power-performance optimization in manycores \" in PACT-22 2013."},{"key":"e_1_3_2_1_52_1","unstructured":"E. Schurman and J. Brutlag \"The user and business impact of server delays additional bytes and HTTP chunking in web search \" in Velocity 2009.  E. Schurman and J. Brutlag \"The user and business impact of server delays additional bytes and HTTP chunking in web search \" in Velocity 2009."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.36"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.2010.2045693"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2535372.2535392"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.20"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1017753.1017767"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485974"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945460"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830797","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830797"}},"subtitle":["fast analytical power management for latency-critical systems"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":60,"alternative-id":["10.1145\/2830772.2830797","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830797","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}