{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,12]],"date-time":"2025-07-12T01:28:02Z","timestamp":1752283682868,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Office of Naval Research (ONR)","award":["N0014-15-1-2175"],"award-info":[{"award-number":["N0014-15-1-2175"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830798","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"457-469","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Execution time prediction for energy-efficient hardware accelerators"],"prefix":"10.1145","author":[{"given":"Tao","family":"Chen","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY"}]},{"given":"Alexander","family":"Rucker","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY"}]},{"given":"G. Edward","family":"Suh","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Qualcomm Snapdragon 800 Product Brief.\" https:\/\/www.qualcomm.com\/documents\/snapdragon-800-processor-product-brief.  \"Qualcomm Snapdragon 800 Product Brief.\" https:\/\/www.qualcomm.com\/documents\/snapdragon-800-processor-product-brief."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Inside the Apple A7 from the iPhone 5s.\" http:\/\/www.chipworks.com\/en\/technical-competitive-analysis\/resources\/blog\/inside-the-a7\/.  \"Inside the Apple A7 from the iPhone 5s.\" http:\/\/www.chipworks.com\/en\/technical-competitive-analysis\/resources\/blog\/inside-the-a7\/."},{"key":"e_1_3_2_1_3_1","unstructured":"\"Chipworks Disassembles Apple's A8 SoC.\" http:\/\/www.anandtech.com\/show\/8562\/chipworks-a8.  \"Chipworks Disassembles Apple's A8 SoC.\" http:\/\/www.anandtech.com\/show\/8562\/chipworks-a8."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"C. Ju T. Liu K. Lee Y. Chang H. Chou C. Wang T. Wu H. Lin Y. Huang C. Cheng T. Lin C. Chen Y. Lin M. Chiu W. Li S. Wang Y. Lai P. Chao C. Chien M. Hu P. Wang F. Yeh Y. Huang S. Chuang L. Chen H. Lin M. Wu C. Chen R. Chen H. Y. Hsu and K. Jou \"A 0.5nJ\/Pixel 4K H.265\/HEVC Codec LSI for Multi-Format Smartphone Applications \" in 2015 IEEE Int'l Solid-State Circuits Conf. (ISSCC) 2015.  C. Ju T. Liu K. Lee Y. Chang H. Chou C. Wang T. Wu H. Lin Y. Huang C. Cheng T. Lin C. Chen Y. Lin M. Chiu W. Li S. Wang Y. Lai P. Chao C. Chien M. Hu P. Wang F. Yeh Y. Huang S. Chuang L. Chen H. Lin M. Wu C. Chen R. Chen H. Y. Hsu and K. Jou \"A 0.5nJ\/Pixel 4K H.265\/HEVC Codec LSI for Multi-Format Smartphone Applications \" in 2015 IEEE Int'l Solid-State Circuits Conf. (ISSCC) 2015.","DOI":"10.1109\/ISSCC.2015.7063063"},{"key":"e_1_3_2_1_5_1","unstructured":"\"Cortex-A7 Processor.\" http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a7.php.  \"Cortex-A7 Processor.\" http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a7.php."},{"key":"e_1_3_2_1_6_1","unstructured":"J. Park I. Hong G. Kim Y. Kim K. Lee S. Park K. Bong and H. Yoo \"A 646GOPS\/W Multi-Classiffer Many-Core Processor with Cortex-Like Architecture for Super-Resolution Recognition \" in 2013 IEEE Int'l Solid-State Circuits Conf. (ISSCC) 2013.  J. Park I. Hong G. Kim Y. Kim K. Lee S. Park K. Bong and H. Yoo \"A 646GOPS\/W Multi-Classiffer Many-Core Processor with Cortex-Like Architecture for Super-Resolution Recognition \" in 2013 IEEE Int'l Solid-State Circuits Conf. (ISSCC) 2013."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"G. Kim Y. Kim K. Lee S. Park I. Hong K. Bong D. Shin S. Choi J. Oh and H.-J. Yoo \"A 1.22TOPS and 1.52mW\/MHz Augmented Reality Multi-Core Processor with Neural Network NoC for HMD Applications \" in 2014 IEEE Int'l Solid-State Circuits Conf. (ISSCC) 2014.  G. Kim Y. Kim K. Lee S. Park I. Hong K. Bong D. Shin S. Choi J. Oh and H.-J. Yoo \"A 1.22TOPS and 1.52mW\/MHz Augmented Reality Multi-Core Processor with Neural Network NoC for HMD Applications \" in 2014 IEEE Int'l Solid-State Circuits Conf. (ISSCC) 2014.","DOI":"10.1109\/ISSCC.2014.6757391"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"A. Putnam A. M. Caulfield E. S. Chung D. Chiou K. Constantinides J. Demme H. Esmaeilzadeh J. Fowers G. P. Gopal J. Gray M. Haselman S. Hauck S. Heil A. Hormati J. Kim S. Lanka J. R. Larus E. Peterson S. Pope A. Smith J. Thong P. Y. Xiao and D. Burger \"A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services \" in Proc. the ACM\/IEEE 41st Int'l Symp. on Computer Architecture (ISCA) 2014.   A. Putnam A. M. Caulfield E. S. Chung D. Chiou K. Constantinides J. Demme H. Esmaeilzadeh J. Fowers G. P. Gopal J. Gray M. Haselman S. Hauck S. Heil A. Hormati J. Kim S. Lanka J. R. Larus E. Peterson S. Pope A. Smith J. Thong P. Y. Xiao and D. Burger \"A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services \" in Proc. the ACM\/IEEE 41st Int'l Symp. on Computer Architecture (ISCA) 2014.","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"e_1_3_2_1_9_1","unstructured":"D. Brodowski \"CPU Frequency and Voltage Scaling Code in the Linux\u2122Kernel.\" https:\/\/www.kernel.org\/doc\/Documentation\/cpu-freq\/governors.txt.  D. Brodowski \"CPU Frequency and Voltage Scaling Code in the Linux\u2122Kernel.\" https:\/\/www.kernel.org\/doc\/Documentation\/cpu-freq\/governors.txt."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774680"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391659"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"D. Lo L. Cheng R. Govindaraju L. A. Barroso and C. Kozyrakis \"Towards Energy Proportionality for Large-scale Latency-critical Workloads \" in Proc. the ACM\/IEEE 41st Int'l Symp. on Computer Architecture (ISCA) 2014.   D. Lo L. Cheng R. Govindaraju L. A. Barroso and C. Kozyrakis \"Towards Energy Proportionality for Large-scale Latency-critical Workloads \" in Proc. the ACM\/IEEE 41st Int'l Symp. on Computer Architecture (ISCA) 2014.","DOI":"10.1109\/ISCA.2014.6853237"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"V. Petrucci M. A. Laurenzano J. Doherty Y. Zhang D. Moss\u00e9 J. Mars and L. Tang \"Octopus-Man: QoS-Driven Task Management for Heterogeneous Multicores in Warehouse-Scale Computers \" in Proc. the 21st IEEE Int'l Symp. on High Performance Computer Architecture (HPCA) 2015.  V. Petrucci M. A. Laurenzano J. Doherty Y. Zhang D. Moss\u00e9 J. Mars and L. Tang \"Octopus-Man: QoS-Driven Task Management for Heterogeneous Multicores in Warehouse-Scale Computers \" in Proc. the 21st IEEE Int'l Symp. on High Performance Computer Architecture (HPCA) 2015.","DOI":"10.1109\/HPCA.2015.7056037"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2008.33"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522303"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Y. Zhu M. Halpern and V. J. Reddi \"Event-Based Scheduling for Energy-Efficient QoS (eQoS) in Mobile Web Applications \" in Proc. the 21st IEEE Int'l Symp. on High Performance Computer Architecture (HPCA) 2015.  Y. Zhu M. Halpern and V. J. Reddi \"Event-Based Scheduling for Energy-Efficient QoS (eQoS) in Mobile Web Applications \" in Proc. the 21st IEEE Int'l Symp. on High Performance Computer Architecture (HPCA) 2015.","DOI":"10.1109\/HPCA.2015.7056028"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"C.-H. Hsu Y. Zhang M. A. Laurenzano D. Meisner T. Wenisch J. Mars L. Tang and R. G. Dreslinski \"Adrenaline: Pinpointing and Reining in Tail Queries with Quick Voltage Boosting \" in Proc. the 21st IEEE Int'l Symp. on High Performance Computer Architecture (HPCA) 2015.  C.-H. Hsu Y. Zhang M. A. Laurenzano D. Meisner T. Wenisch J. Mars L. Tang and R. G. Dreslinski \"Adrenaline: Pinpointing and Reining in Tail Queries with Quick Voltage Boosting \" in Proc. the 21st IEEE Int'l Symp. on High Performance Computer Architecture (HPCA) 2015.","DOI":"10.1109\/HPCA.2015.7056039"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"N. C. Nachiappan P. Yedlapalli N. Soundararajan A. Sivasubramaniam M. T. Kandemir R. Iyer and C. R. Das \"Domain Knowledge Based Energy Management in Handhelds \" in Proc. the 21st IEEE Int'l Symp. on High Performance Computer Architecture (HPCA) 2015.  N. C. Nachiappan P. Yedlapalli N. Soundararajan A. Sivasubramaniam M. T. Kandemir R. Iyer and C. R. Das \"Domain Knowledge Based Energy Management in Handhelds \" in Proc. the 21st IEEE Int'l Symp. on High Performance Computer Architecture (HPCA) 2015.","DOI":"10.1109\/HPCA.2015.7056029"},{"key":"e_1_3_2_1_19_1","unstructured":"M. Weiser B. Welch A. Demers and S. Shenker \"Scheduling for Reduced CPU Energy \" in Proc. the 1st USENIX Conf. on Operating Systems Design and Implementation (OSDI) 1994.   M. Weiser B. Welch A. Demers and S. Shenker \"Scheduling for Reduced CPU Energy \" in Proc. the 1st USENIX Conf. on Operating Systems Design and Implementation (OSDI) 1994."},{"key":"e_1_3_2_1_20_1","unstructured":"\"Samsung Exynos Linux Kernel Drivers.\" https:\/\/github.com\/hardkernel\/linux\/blob\/odroidxu3-3.10.y\/arch\/arm\/mach-exynos\/include\/mach\/exynos-mfc.h.  \"Samsung Exynos Linux Kernel Drivers.\" https:\/\/github.com\/hardkernel\/linux\/blob\/odroidxu3-3.10.y\/arch\/arm\/mach-exynos\/include\/mach\/exynos-mfc.h."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028933"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531074"},{"key":"e_1_3_2_1_23_1","unstructured":"C. Wolf \"Yosys Open SYnthesis Suite.\" http:\/\/www.clifford.at\/yosys\/.  C. Wolf \"Yosys Open SYnthesis Suite.\" http:\/\/www.clifford.at\/yosys\/."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Y. Shi C. W. Ting B. Gwee and Y. Ren \"A Highly Efficient Method for Extracting FSMs from Flattened Gate-level Netlist \" in Int'l Symp. on Circuits and Systems (ISCAS) 2010.  Y. Shi C. W. Ting B. Gwee and Y. Ren \"A Highly Efficient Method for Extracting FSMs from Flattened Gate-level Netlist \" in Int'l Symp. on Circuits and Systems (ISCAS) 2010.","DOI":"10.1109\/ISCAS.2010.5537093"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1111\/j.2517-6161.1996.tb02080.x"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"E. Clarke M. Fujita S. Rajan T. Reps S. Shankar and T. Teitelbaum \"Program Slicing of Hardware Description Languages \" in Conf. on Correct Hardware Design and Verification Methods 1999.   E. Clarke M. Fujita S. Rajan T. Reps S. Shankar and T. Teitelbaum \"Program Slicing of Hardware Description Languages \" in Conf. on Correct Hardware Design and Verification Methods 1999.","DOI":"10.21236\/ADA363556"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.23"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283835"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.52"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2013.0117"},{"key":"e_1_3_2_1_31_1","unstructured":"\"Video compression systems.\" http:\/\/opencores.org\/project video_systems.  \"Video compression systems.\" http:\/\/opencores.org\/project video_systems."},{"key":"e_1_3_2_1_32_1","unstructured":"\"JPEG Decoder in Verilog.\" http:\/\/opencores.org\/project djpeg.  \"JPEG Decoder in Verilog.\" http:\/\/opencores.org\/project djpeg."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"B. Reagen R. Adolf Y. S. Shao G. Wei and D. M. Brooks \"MachSuite: Benchmarks for Accelerator Design and Customized Architectures \" in 2014 IEEE Int'l Symp. on Workload Characterization (IISWC) 2014.  B. Reagen R. Adolf Y. S. Shao G. Wei and D. M. Brooks \"MachSuite: Benchmarks for Accelerator Design and Customized Architectures \" in 2014 IEEE Int'l Symp. on Workload Characterization (IISWC) 2014.","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_3_2_1_34_1","unstructured":"\"AES (Rijndael) IP Core.\" http:\/\/opencores.org\/project aes_core.  \"AES (Rijndael) IP Core.\" http:\/\/opencores.org\/project aes_core."},{"key":"e_1_3_2_1_35_1","unstructured":"\"SHA cores.\" http:\/\/opencores.org\/project sha_core.  \"SHA cores.\" http:\/\/opencores.org\/project sha_core."},{"key":"e_1_3_2_1_36_1","unstructured":"W. Kim M. Gupta G.-Y. Wei and D. Brooks \"System Level Analysis of Fast Per-Core DVFS using On-chip Switching Regulators \" in Proc. the IEEE 14th Int'l Symp. on High Performance Computer Architecture (HPCA) 2008.  W. Kim M. Gupta G.-Y. Wei and D. Brooks \"System Level Analysis of Fast Per-Core DVFS using On-chip Switching Regulators \" in Proc. the IEEE 14th Int'l Symp. on High Performance Computer Architecture (HPCA) 2008."},{"key":"e_1_3_2_1_37_1","first-page":"439","volume-title":"Proc. the 5th Int'l Conf. on Software Engineering","author":"Weiser M.","year":"1981"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378551"},{"key":"e_1_3_2_1_39_1","unstructured":"M. Ham \"devfreq: Generic Dynamic Voltage and Frequency Scaling (DVFS) Framework for Non-CPU Devices.\" https:\/\/github.com\/torvalds\/linux\/tree\/master\/drivers\/devfreq.  M. Ham \"devfreq: Generic Dynamic Voltage and Frequency Scaling (DVFS) Framework for Non-CPU Devices.\" https:\/\/github.com\/torvalds\/linux\/tree\/master\/drivers\/devfreq."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008119029962"},{"key":"e_1_3_2_1_41_1","unstructured":"Y. Kwon S. Lee H. Yi D. Kwon S. Yang B.-G. Chun L. Huang P. Maniatis M. Naik and Y. Paek \"Mantis: Automatic Performance Prediction for Smartphone Applications \" in Proc. the 2013 USENIX Annual Technical Conf. 2013.   Y. Kwon S. Lee H. Yi D. Kwon S. Yang B.-G. Chun L. Huang P. Maniatis M. Naik and Y. Paek \"Mantis: Automatic Performance Prediction for Smartphone Applications \" in Proc. the 2013 USENIX Annual Technical Conf. 2013."}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Waikiki Hawaii","acronym":"MICRO-48"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830798","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830798"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":41,"alternative-id":["10.1145\/2830772.2830798","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830798","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}