{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:39:37Z","timestamp":1773193177726,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":84,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830802","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"672-685","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":139,"title":["ThyNVM"],"prefix":"10.1145","author":[{"given":"Jinglei","family":"Ren","sequence":"first","affiliation":[{"name":"Tsinghua University and Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jishen","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of California, Santa Cruz"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samira","family":"Khan","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University and University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongmoo","family":"Choi","sequence":"additional","affiliation":[{"name":"Dankook University and Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongwei","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_2_1","volume-title":"Resistive random access memory (ReRAM) based on metal oxides,\" Proc","author":"Akinaga H.","unstructured":"H. Akinaga , \" Resistive random access memory (ReRAM) based on metal oxides,\" Proc . IEEE , vol. 98 , no. 12, 2010. H. Akinaga et al., \"Resistive random access memory (ReRAM) based on metal oxides,\" Proc. IEEE, vol. 98, no. 12, 2010."},{"key":"e_1_3_2_1_3_1","volume-title":"Arpaci-Dusseau et al., \"Crash consistency: FSCK and journaling","author":"R.","year":"2015","unstructured":"R. H. Arpaci-Dusseau et al., \"Crash consistency: FSCK and journaling ,\" 2015 . {Online} http:\/\/pages.cs.wisc.edu\/~remzi\/OSTEP\/ R. H. Arpaci-Dusseau et al., \"Crash consistency: FSCK and journaling,\" 2015. {Online} http:\/\/pages.cs.wisc.edu\/~remzi\/OSTEP\/"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2749441"},{"key":"e_1_3_2_1_5_1","unstructured":"Bean...@gmail.com \"Unrecoverable chrome.storage.sync database corruption \" 2014. {Online} https:\/\/code.google.com\/p\/chromium\/issues\/detail?id=261623  Bean...@gmail.com \"Unrecoverable chrome.storage.sync database corruption \" 2014. {Online} https:\/\/code.google.com\/p\/chromium\/issues\/detail?id=261623"},{"key":"e_1_3_2_1_6_1","volume-title":"Principles of Transaction Processing. Morgan Kaufmann","author":"Bernstein P. A.","year":"2009","unstructured":"P. A. Bernstein , Principles of Transaction Processing. Morgan Kaufmann , 2009 . P. A. Bernstein et al., Principles of Transaction Processing. Morgan Kaufmann, 2009."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346301"},{"key":"e_1_3_2_1_9_1","unstructured":"C++ Tutorials \"Exceptions \" 2015. {Online} http:\/\/www.cplusplus.com\/doc\/tutorial\/exceptions\/  C++ Tutorials \"Exceptions \" 2015. {Online} http:\/\/www.cplusplus.com\/doc\/tutorial\/exceptions\/"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454456.1454466"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237154"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168854"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_15_1","volume-title":"The case for safe RAM,\" in VLDB","author":"Copeland G.","year":"1989","unstructured":"G. Copeland , \" The case for safe RAM,\" in VLDB , 1989 . G. Copeland et al., \"The case for safe RAM,\" in VLDB, 1989."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/602259.602261"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345241"},{"key":"e_1_3_2_1_19_1","volume-title":"Apparatus, system, and method for auto-commit memory","author":"Flynn D.","year":"2012","unstructured":"D. Flynn , \" Apparatus, system, and method for auto-commit memory ,\" 2012 , US Patent App . 13\/324,942. D. Flynn et al., \"Apparatus, system, and method for auto-commit memory,\" 2012, US Patent App. 13\/324,942."},{"key":"e_1_3_2_1_20_1","volume-title":"Availability in globally distributed storage systems,\" in OSDI","author":"Ford D.","year":"2010","unstructured":"D. Ford , \" Availability in globally distributed storage systems,\" in OSDI , 2010 . D. Ford et al., \"Availability in globally distributed storage systems,\" in OSDI, 2010."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2007.35"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751212"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232981"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945450"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/361227.361230"},{"key":"e_1_3_2_1_26_1","volume-title":"Simulating DRAM controllers for future system architecture exploration,\" in ISPASS","author":"Hansson A.","year":"2014","unstructured":"A. Hansson , \" Simulating DRAM controllers for future system architecture exploration,\" in ISPASS , 2014 . A. Hansson et al., \"Simulating DRAM controllers for future system architecture exploration,\" in ISPASS, 2014."},{"key":"e_1_3_2_1_27_1","volume-title":"A new kind of computer","author":"Labs HP","year":"2015","unstructured":"HP Labs , \"The Machine : A new kind of computer ,\" 2015 . {Online} http:\/\/www.hpl.hp.com\/research\/systems-research\/themachine\/ HP Labs, \"The Machine: A new kind of computer,\" 2015. {Online} http:\/\/www.hpl.hp.com\/research\/systems-research\/themachine\/"},{"key":"e_1_3_2_1_28_1","unstructured":"Intel \"Intel architecture instruction set extensions programming reference \" 2015. {Online} https:\/\/software.intel.com\/sites\/default\/files\/managed\/07\/b7\/319433-023.pdf  Intel \"Intel architecture instruction set extensions programming reference \" 2015. {Online} https:\/\/software.intel.com\/sites\/default\/files\/managed\/07\/b7\/319433-023.pdf"},{"key":"e_1_3_2_1_29_1","unstructured":"Intel \"The NVM library \" 2015. {Online} http:\/\/pmem.io\/  Intel \"The NVM library \" 2015. {Online} http:\/\/pmem.io\/"},{"key":"e_1_3_2_1_30_1","volume-title":"MCREngine: A scalable checkpointing system using data-aware aggregation and compression,\" in SC","author":"Islam T.","year":"2012","unstructured":"T. Islam , \" MCREngine: A scalable checkpointing system using data-aware aggregation and compression,\" in SC , 2012 . T. Islam et al., \"MCREngine: A scalable checkpointing system using data-aware aggregation and compression,\" in SC, 2012."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176887.1176911"},{"key":"e_1_3_2_1_32_1","volume-title":"Reducing the cost of persistence for nonvolatile heaps in end user devices,\" in HPCA","author":"Kannan S.","year":"2014","unstructured":"S. Kannan , \" Reducing the cost of persistence for nonvolatile heaps in end user devices,\" in HPCA , 2014 . S. Kannan et al., \"Reducing the cost of persistence for nonvolatile heaps in end user devices,\" in HPCA, 2014."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"e_1_3_2_1_34_1","volume-title":"Bounding memory interference delay in COTS-based multi-core systems,\" in RTAS","author":"Kim H.","year":"2014","unstructured":"H. Kim , \" Bounding memory interference delay in COTS-based multi-core systems,\" in RTAS , 2014 . H. Kim et al., \"Bounding memory interference delay in COTS-based multi-core systems,\" in RTAS, 2014."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_36_1","volume-title":"Evaluating STT-RAM as an energy-efficient main memory alternative,\" in ISPASS","author":"Kultursay E.","year":"2013","unstructured":"E. Kultursay , \" Evaluating STT-RAM as an energy-efficient main memory alternative,\" in ISPASS , 2013 . E. Kultursay et al., \"Evaluating STT-RAM as an energy-efficient main memory alternative,\" in ISPASS, 2013."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/125223.125244"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"e_1_3_2_1_41_1","unstructured":"Linux Community \"Ext4 (and ext3) filesystem wiki \" 2015. {Online} https:\/\/ext4.wiki.kernel.org  Linux Community \"Ext4 (and ext3) filesystem wiki \" 2015. {Online} https:\/\/ext4.wiki.kernel.org"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541957"},{"key":"e_1_3_2_1_43_1","volume-title":"Loose-ordering consistency for persistent memory,\" in ICCD","author":"Lu Y.","year":"2014","unstructured":"Y. Lu , \" Loose-ordering consistency for persistent memory,\" in ICCD , 2014 . Y. Lu et al., \"Loose-ordering consistency for persistent memory,\" in ICCD, 2014."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"e_1_3_2_1_45_1","volume-title":"A case for efficient hardware\/software cooperative management of storage and memory,\" in WEED","author":"Meza J.","year":"2013","unstructured":"J. Meza , \" A case for efficient hardware\/software cooperative management of storage and memory,\" in WEED , 2013 . J. Meza et al., \"A case for efficient hardware\/software cooperative management of storage and memory,\" in WEED, 2013."},{"key":"e_1_3_2_1_46_1","volume-title":"Blizzard: Fast, cloud-scale block storage for cloud-oblivious applications,\" in NSDI","author":"Mickens J.","year":"2014","unstructured":"J. Mickens , \" Blizzard: Fast, cloud-scale block storage for cloud-oblivious applications,\" in NSDI , 2014 . J. Mickens et al., \"Blizzard: Fast, cloud-scale block storage for cloud-oblivious applications,\" in NSDI, 2014."},{"key":"e_1_3_2_1_47_1","volume-title":"STAMP: Stanford transactional applications for multi-processing,\" in IISWC","author":"Minh C. C.","year":"2008","unstructured":"C. C. Minh , \" STAMP: Stanford transactional applications for multi-processing,\" in IISWC , 2008 . C. C. Minh et al., \"STAMP: Stanford transactional applications for multi-processing,\" in IISWC, 2008."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.18"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2524211.2524216"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111596.1111598"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183406"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989500"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski \"Hybrid memory cube (HMC) \" in Hot Chips 2011.  J. T. Pawlowski \"Hybrid memory cube (HMC) \" in Hot Chips 2011.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_57_1","volume-title":"Memory persistency,\" in ISCA","author":"Pelley S.","year":"2014","unstructured":"S. Pelley , \" Memory persistency,\" in ISCA , 2014 . S. Pelley et al., \"Memory persistency,\" in ISCA, 2014."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732228.2732231"},{"key":"e_1_3_2_1_59_1","unstructured":"R. Platt \"Undo\/redo and save actions corrupting files \" 2015. {Online} https:\/\/bugs.eclipse.org\/bugs\/show_bug.cgi?id=443427  R. Platt \"Undo\/redo and save actions corrupting files \" 2015. {Online} https:\/\/bugs.eclipse.org\/bugs\/show_bug.cgi?id=443427"},{"key":"e_1_3_2_1_60_1","volume-title":"Transactional consistency and automatic management in an application data cache,\" in OSDI","author":"Ports D. R. K.","year":"2010","unstructured":"D. R. K. Ports , \" Transactional consistency and automatic management in an application data cache,\" in OSDI , 2010 . D. R. K. Ports et al., \"Transactional consistency and automatic management in an application data cache,\" in OSDI, 2010."},{"key":"e_1_3_2_1_61_1","volume-title":"ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors,\" in ISCA","author":"Prvulovic M.","year":"2002","unstructured":"M. Prvulovic , \" ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors,\" in ISCA , 2002 . M. Prvulovic et al., \"ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors,\" in ISCA, 2002."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600713"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"crossref","unstructured":"J. Ren \"State machine protocol of the ThyNVM checkpointing schemes \" 2015. {Online} http:\/\/persper.com\/thynvm\/state-machine.pdf  J. Ren \"State machine protocol of the ThyNVM checkpointing schemes \" 2015. {Online} http:\/\/persper.com\/thynvm\/state-machine.pdf","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"crossref","unstructured":"J. Ren \"Verification of the ThyNVM checkpointing schemes \" 2015. {Online} http:\/\/persper.com\/thynvm\/verification.pdf  J. Ren \"Verification of the ThyNVM checkpointing schemes \" 2015. {Online} http:\/\/persper.com\/thynvm\/verification.pdf","DOI":"10.1145\/2830772.2830802"},{"key":"e_1_3_2_1_67_1","volume-title":"Analyzing exception flow in Java programs,\" in ESEC\/FSE","author":"Robillard M. P.","year":"1999","unstructured":"M. P. Robillard , \" Analyzing exception flow in Java programs,\" in ESEC\/FSE , 1999 . M. P. Robillard et al., \"Analyzing exception flow in Java programs,\" in ESEC\/FSE, 1999."},{"key":"e_1_3_2_1_68_1","volume-title":"The dirty-block index,\" in ISCA","author":"Seshadri V.","year":"2014","unstructured":"V. Seshadri , \" The dirty-block index,\" in ISCA , 2014 . V. Seshadri et al., \"The dirty-block index,\" in ISCA, 2014."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750379"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319163"},{"key":"e_1_3_2_1_72_1","unstructured":"SNIA \"NVM programming model (NPM) version 1.1 \" 2015. {Online} http:\/\/www.snia.org\/tech_activities\/standards\/curr_standards\/npm  SNIA \"NVM programming model (NPM) version 1.1 \" 2015. {Online} http:\/\/www.snia.org\/tech_activities\/standards\/curr_standards\/npm"},{"key":"e_1_3_2_1_73_1","volume-title":"SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery,\" in ISCA","author":"Sorin D.","year":"2002","unstructured":"D. Sorin , \" SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery,\" in ISCA , 2002 . D. Sorin et al., \"SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery,\" in ISCA, 2002."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"e_1_3_2_1_76_1","volume-title":"Consistent and durable data structures for non-volatile byteaddressable memory,\" in FAST","author":"Venkataraman S.","year":"2011","unstructured":"S. Venkataraman , \" Consistent and durable data structures for non-volatile byteaddressable memory,\" in FAST , 2011 . S. Venkataraman et al., \"Consistent and durable data structures for non-volatile byteaddressable memory,\" in FAST, 2011."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_78_1","volume-title":"Checkpointing and its applications,\" in FTCS","author":"Wang Y.-M.","year":"1995","unstructured":"Y.-M. Wang , \" Checkpointing and its applications,\" in FTCS , 1995 . Y.-M. Wang et al., \"Checkpointing and its applications,\" in FTCS, 1995."},{"key":"e_1_3_2_1_79_1","unstructured":"G. Wiki \"Transactional memory in GCC \" 2015. {Online} https:\/\/gcc.gnu.org\/wiki\/TransactionalMemory  G. Wiki \"Transactional memory in GCC \" 2015. {Online} https:\/\/gcc.gnu.org\/wiki\/TransactionalMemory"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2669365"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830802","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830802"}},"subtitle":["enabling software-transparent crash consistency in persistent memory systems"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":84,"alternative-id":["10.1145\/2830772.2830802","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830802","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}