{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:11Z","timestamp":1772725571002,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":74,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Intel Science and Technology Center on Cloud Computing"},{"name":"NSF","award":["0953246, 1212962, 1065112, 1320531"],"award-info":[{"award-number":["0953246, 1212962, 1065112, 1320531"]}]},{"name":"Semiconductor Research Corporation"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830803","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"62-75","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":126,"title":["The application slowdown model"],"prefix":"10.1145","author":[{"given":"Lavanya","family":"Subramanian","sequence":"first","affiliation":[{"name":"Carnegie Mellon University and Intel Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Seshadri","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arnab","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University and IIT Kanpur"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samira","family":"Khan","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University and University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Amazon EC2 Pricing. http:\/\/aws.amazon.com\/ec2\/pricing\/. Amazon EC2 Pricing . http:\/\/aws.amazon.com\/ec2\/pricing\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Microsoft Azure Pricing. http:\/\/azure.microsoft.com\/en-us\/pricing\/details\/virtual-machines\/. Microsoft Azure Pricing . http:\/\/azure.microsoft.com\/en-us\/pricing\/details\/virtual-machines\/."},{"key":"e_1_3_2_1_3_1","unstructured":"NAS Parallel Benchmark Suite. http:\/\/www.nas.nasa.gov\/publications\/npb.html. NAS Parallel Benchmark Suite . http:\/\/www.nas.nasa.gov\/publications\/npb.html."},{"key":"e_1_3_2_1_4_1","volume-title":"CPU2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU2006 . http:\/\/www.spec.org\/spec 2006 . SPEC CPU2006. http:\/\/www.spec.org\/spec2006."},{"key":"e_1_3_2_1_5_1","volume-title":"DATE","author":"Aisopos K.","year":"2012","unstructured":"K. Aisopos : Probabilistic control-adjusted selective allocation for shared caches . In DATE , 2012 . K. Aisopos et al. Pcasa: Probabilistic control-adjusted selective allocation for shared caches. In DATE, 2012."},{"key":"e_1_3_2_1_6_1","volume-title":"ISCA","author":"Ausavarungnirun R.","year":"2012","unstructured":"R. Ausavarungnirun Staged Memory Scheduling: Achieving high performance and scalability in heterogeneous systems . In ISCA , 2012 . R. Ausavarungnirun et al. Staged Memory Scheduling: Achieving high performance and scalability in heterogeneous systems. In ISCA, 2012."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.108"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.44"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522311"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400688"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.15"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370894"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844479"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508260"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485930"},{"key":"e_1_3_2_1_22_1","volume-title":"MLP yes! ILP no! In ASPLOS WACI","author":"Glew A.","year":"1998","unstructured":"A. Glew . MLP yes! ILP no! In ASPLOS WACI , 1998 . A. Glew. MLP yes! ILP no! In ASPLOS WACI, 1998."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956567"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.18"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_3_2_1_30_1","volume-title":"HPCA","author":"Kim Y.","year":"2010","unstructured":"Y. Kim : A scalable and high-performance scheduling algorithm for multiple memory controllers . In HPCA , 2010 . Y. Kim et al. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA, 2010."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_32_1","volume-title":"CAL","author":"Kim Y.","year":"2015","unstructured":"Y. Kim : A fast and extensible DRAM simulator . CAL , 2015 . Y. Kim et al. Ramulator: A fast and extensible DRAM simulator. CAL, 2015."},{"key":"e_1_3_2_1_33_1","volume-title":"WDDD","author":"Lin X.","year":"2009","unstructured":"X. Lin and R. Balasubramonian . Refining the utility metric for utility-based cache partitioning . In WDDD , 2009 . X. Lin and R. Balasubramonian. Refining the utility metric for utility-based cache partitioning. In WDDD, 2009."},{"key":"e_1_3_2_1_34_1","volume-title":"HPCA","author":"Liu F.","year":"2010","unstructured":"F. Liu Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance . In HPCA , 2010 . F. Liu et al. Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. In HPCA, 2010."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_3_2_1_36_1","volume-title":"ISCA","author":"Liu M.","year":"2014","unstructured":"M. Liu and T. Li . Optimizing virtual machine consolidation performance on numa server architecture for cloud workloads . In ISCA , 2014 . M. Liu and T. Li. Optimizing virtual machine consolidation performance on numa server architecture for cloud workloads. In ISCA, 2014."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_38_1","volume-title":"ISPASS","author":"Luo K.","year":"2001","unstructured":"K. Luo Balancing thoughput and fairness in SMT processors . In ISPASS , 2001 . K. Luo et al. Balancing thoughput and fairness in SMT processors. In ISPASS, 2001."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.3"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"e_1_3_2_1_41_1","unstructured":"Micron. Verilog: DDR3 SDRAM Verilog model.  Micron. Verilog: DDR3 SDRAM Verilog model."},{"key":"e_1_3_2_1_42_1","unstructured":"Micron. 2Gb DDR3 SDRAM 2012.  Micron. 2Gb DDR3 SDRAM 2012."},{"key":"e_1_3_2_1_43_1","volume-title":"USENIX Security","author":"Moscibroda T.","year":"2007","unstructured":"T. Moscibroda and O. Mutlu . Memory performance attacks: Denial of memory service in multi-core systems . In USENIX Security , 2007 . T. Moscibroda and O. Mutlu. Memory performance attacks: Denial of memory service in multi-core systems. In USENIX Security, 2007."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400799"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822823"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1868447.1868459"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2342356.2342436"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_3_2_1_53_1","volume-title":"Prefetching system for a cache having a second directory for sequentially accessed blocks. Patent 407110 A","author":"Pomerene J.","year":"1989","unstructured":"J. Pomerene Prefetching system for a cache having a second directory for sequentially accessed blocks. Patent 407110 A , 1989 . J. Pomerene et al. Prefetching system for a cache having a second directory for sequentially accessed blocks. Patent 407110 A, 1989."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522328"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522315"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.165388"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000099"},{"key":"e_1_3_2_1_68_1","unstructured":"Transaction Processing Performance Council.. http:\/\/www.tpc.org\/.  Transaction Processing Performance Council.. http:\/\/www.tpc.org\/."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.1"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731202"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485974"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"},{"key":"e_1_3_2_1_74_1","first-page":"5630096","author":"Zuravleff W.","year":"1997","unstructured":"W. Zuravleff and T. Robinson . Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order. Patent 5630096 , 1997 . W. Zuravleff and T. Robinson. Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order. Patent 5630096, 1997.","journal-title":"Patent"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830803","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830803"}},"subtitle":["quantifying and controlling the impact of inter-application interference at shared caches and main memory"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":74,"alternative-id":["10.1145\/2830772.2830803","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830803","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}