{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:18:01Z","timestamp":1763468281525,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/M001202\/1,EP\/M027317\/1"],"award-info":[{"award-number":["EP\/M001202\/1,EP\/M027317\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830805","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"660-671","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":82,"title":["Efficient persist barriers for multicores"],"prefix":"10.1145","author":[{"given":"Arpit","family":"Joshi","sequence":"first","affiliation":[{"name":"University of Edinburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Nagarajan","sequence":"additional","affiliation":[{"name":"University of Edinburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Cintra","sequence":"additional","affiliation":[{"name":"Intel, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stratis","family":"Viglas","sequence":"additional","affiliation":[{"name":"University of Edinburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_2_1","volume-title":"Intel\u00ae Architecture Instruction Set Extensions Programming Reference. No. 319433-022","author":"Intel Corporation","year":"2014","unstructured":"Intel Corporation , Intel\u00ae Architecture Instruction Set Extensions Programming Reference. No. 319433-022 , 2014 . Intel Corporation, Intel\u00ae Architecture Instruction Set Extensions Programming Reference. No. 319433-022, 2014."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"e_1_3_2_1_8_1","volume-title":"IEEE","author":"Pelley S.","year":"2014","unstructured":"S. Pelley , P. M. Chen , and T. F. Wenisch , \" Memory persistency,\" in Proceedings of the 41st Annual International Symposium on Computer Architecture , IEEE , 2014 . S. Pelley, P. M. Chen, and T. F. Wenisch, \"Memory persistency,\" in Proceedings of the 41st Annual International Symposium on Computer Architecture, IEEE, 2014."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_10_1","volume-title":"USENIX","author":"Chakrabarti D. R.","year":"2013","unstructured":"D. R. Chakrabarti and H.-J. Boehm , \"Durability semantics for lock-based multithreaded programs,\" in Proceedings of the 5th USENIX Workshop on Hot Topics in Parallelism , USENIX , 2013 . D. R. Chakrabarti and H.-J. Boehm, \"Durability semantics for lock-based multithreaded programs,\" in Proceedings of the 5th USENIX Workshop on Hot Topics in Parallelism, USENIX, 2013."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_14_1","volume-title":"IEEE","author":"Agarwal N.","year":"2009","unstructured":"N. Agarwal , T. Krishna , L.-S. Peh , and N. Jha , \" Garnet: A detailed on-chip network model inside a full-system simulator,\" in Proceedings of International Symposium on Performance Analysis of Systems and Software , IEEE , 2009 . N. Agarwal, T. Krishna, L.-S. Peh, and N. Jha, \"Garnet: A detailed on-chip network model inside a full-system simulator,\" in Proceedings of International Symposium on Performance Analysis of Systems and Software, IEEE, 2009."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_17_1","volume-title":"IEEE","author":"Minh C. C.","year":"2008","unstructured":"C. C. Minh , J. Chung , C. Kozyrakis , and K. Olukotun , \" Stamp: Stanford transactional applications for multiprocessing,\" in Proceedings of the 4th International Symposium on Workload Characterization , IEEE , 2008 . C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun, \"Stamp: Stanford transactional applications for multiprocessing,\" in Proceedings of the 4th International Symposium on Workload Characterization, IEEE, 2008."},{"key":"e_1_3_2_1_18_1","volume-title":"IEEE","author":"Lu Y.","year":"2014","unstructured":"Y. Lu , J. Shu , L. Sun , and O. Mutlu , \" Loose-ordering consistency for persistent memory,\" in Proceedings of the 32nd International Conference on Computer Design , IEEE , 2014 . Y. Lu, J. Shu, L. Sun, and O. Mutlu, \"Loose-ordering consistency for persistent memory,\" in Proceedings of the 32nd International Conference on Computer Design, IEEE, 2014."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541957"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742854.2742864"},{"key":"e_1_3_2_1_23_1","volume-title":"Timely sufficient persistence for efficient crash resilience,\" in Proceedings of the 18th International Conference on Extending Database Technology","author":"Nawab F.","year":"2015","unstructured":"F. Nawab , D. R. Chakrabarti , T. Kelly , and C. B. M. III, \"Procrastination beats prevention : Timely sufficient persistence for efficient crash resilience,\" in Proceedings of the 18th International Conference on Extending Database Technology , 2015 . F. Nawab, D. R. Chakrabarti, T. Kelly, and C. B. M. III, \"Procrastination beats prevention: Timely sufficient persistence for efficient crash resilience,\" in Proceedings of the 18th International Conference on Extending Database Technology, 2015."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732228.2732231"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Waikiki Hawaii","acronym":"MICRO-48"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830805","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830805","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830805"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":24,"alternative-id":["10.1145\/2830772.2830805","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830805","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}