{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:53Z","timestamp":1750306493520,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":58,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NSF","award":["CCF-1217418"],"award-info":[{"award-number":["CCF-1217418"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830806","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"242-254","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["More is less"],"prefix":"10.1145","author":[{"given":"Yanwei","family":"Song","sequence":"first","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Engin","family":"Ipek","sequence":"additional","affiliation":[{"name":"University of Rochester, Rochester, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"volume-title":"2011 IEEE International","year":"2011","author":"Dally B.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_3_2_1_3_1","unstructured":"\"Samsung DDR4 Brochure.\" http:\/\/www.samsung.com\/global\/business\/semiconductor\/file\/media\/DDR4_Brochure-0.pdf.  \"Samsung DDR4 Brochure.\" http:\/\/www.samsung.com\/global\/business\/semiconductor\/file\/media\/DDR4_Brochure-0.pdf."},{"key":"e_1_3_2_1_4_1","first-page":"1081","volume-title":"2013 IEEE 63rd","author":"Feng J.","year":"2013"},{"key":"e_1_3_2_1_5_1","unstructured":"M. R. Stan and W. P. Burleson \"Limited-weight codes for low-power i\/o \" in International Workshop on low power design 1994.  M. R. Stan and W. P. Burleson \"Limited-weight codes for low-power i\/o \" in International Workshop on low power design 1994."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/795679.797415"},{"key":"e_1_3_2_1_7_1","unstructured":"\"Flexible Low Power Microservers for Lightweight Scale-Out Workloads.\" http:\/\/www.intel.com\/newsroom\/kits\/atom\/c2000\/pdfs\/Intel_Microserver_Whitepaper.pdf.  \"Flexible Low Power Microservers for Lightweight Scale-Out Workloads.\" http:\/\/www.intel.com\/newsroom\/kits\/atom\/c2000\/pdfs\/Intel_Microserver_Whitepaper.pdf."},{"key":"e_1_3_2_1_8_1","unstructured":"\"Qualcomm Snapdragon 808.\" http:\/\/www.qualcomm.com\/products\/snapdragon\/processors\/808.  \"Qualcomm Snapdragon 808.\" http:\/\/www.qualcomm.com\/products\/snapdragon\/processors\/808."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2213512"},{"key":"e_1_3_2_1_10_1","unstructured":"\"MICRON LPDDR3 Power Calculator.\" http:\/\/www.micron.com\/.  \"MICRON LPDDR3 Power Calculator.\" http:\/\/www.micron.com\/."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.645071"},{"issue":"5","key":"e_1_3_2_1_13_1","first-page":"709","article-title":"A transition-encoded dynamic bus technique for high-performance interconnects","volume":"38","author":"Anders M.","year":"2003","journal-title":"JSSC"},{"key":"e_1_3_2_1_14_1","first-page":"79","volume-title":"Optimization and Simulation","author":"Stan M. R.","year":"2004"},{"volume-title":"Morgan Kaufmann Publishers Inc.","year":"2008","author":"Pasricha S.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","first-page":"199","volume-title":"International Symposium on","author":"Cheng W.-C.","year":"2001"},{"key":"e_1_3_2_1_17_1","unstructured":"S. Komatsu M. Ikeda and K. Asada \"Low power chip interface based on bus data encoding with adaptive code-book method \" in GLSVLSI 1999.   S. Komatsu M. Ikeda and K. Asada \"Low power chip interface based on bus data encoding with adaptive code-book method \" in GLSVLSI 1999."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013953"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.39"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"B. R. Childers and T. Nakra \"Reordering memory bus transactions for reduced power consumption \" in LCTES 2000.   B. R. Childers and T. Nakra \"Reordering memory bus transactions for reduced power consumption \" in LCTES 2000.","DOI":"10.1007\/3-540-45245-1_10"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_3_2_1_22_1","first-page":"320","volume-title":"2015 IEEE 21st International Symposium on","author":"Maddah R.","year":"2015"},{"volume-title":"In JEDEC Mobile Forum Conference","year":"2013","author":"Skinner D.","key":"e_1_3_2_1_23_1"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"D. U. Lee K. W. Kim K. W. Kim H. Kim J. Y. Kim Y. J. Park J. H. Kim D. S. Kim H. B. Park J. W. Shin J. H. Cho K. H. Kwon M. J. Kim J. Lee K. W. Park B. Chung and S. Hong \"25.2 a 1.2v 8gb 8-channel 128gb\/s high-bandwidth memory (hbm) stacked dram with effective microbump i\/o test methods using 29nm process and tsv \" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2014 IEEE International pp. 432--433 Feb 2014.  D. U. Lee K. W. Kim K. W. Kim H. Kim J. Y. Kim Y. J. Park J. H. Kim D. S. Kim H. B. Park J. W. Shin J. H. Cho K. H. Kwon M. J. Kim J. Lee K. W. Park B. Chung and S. Hong \"25.2 a 1.2v 8gb 8-channel 128gb\/s high-bandwidth memory (hbm) stacked dram with effective microbump i\/o test methods using 29nm process and tsv \" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2014 IEEE International pp. 432--433 Feb 2014.","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"J. Jeddeloh and B. Keeth \"Hybrid Memory Cube new DRAM architecture increases density and performance \" in VLSI Technology (VLSIT) 2012 Symposium on.  J. Jeddeloh and B. Keeth \"Hybrid Memory Cube new DRAM architecture increases density and performance \" in VLSI Technology (VLSIT) 2012 Symposium on .","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"T. Pawlowski \"Hybrid Memory Cube (HMC).\" HotChips 2011.  T. Pawlowski \"Hybrid Memory Cube (HMC).\" HotChips 2011.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522320"},{"key":"e_1_3_2_1_29_1","first-page":"25","volume-title":"Benchmarking and Simulation","author":"Saini S.","year":"2014"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"volume-title":"ISCA '12","author":"Malladi K. T.","key":"e_1_3_2_1_31_1"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855094"},{"key":"e_1_3_2_1_33_1","unstructured":"E. Ipek Reconfigurable and Self-optimizing Multicore Architectures. PhD thesis Cornell University 2008.   E. Ipek Reconfigurable and Self-optimizing Multicore Architectures . PhD thesis Cornell University 2008."},{"volume-title":"Springer","year":"2014","author":"Saule E.","key":"e_1_3_2_1_34_1"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"e_1_3_2_1_36_1","unstructured":"\"DDR4 bank groups in embedded applications.\" http:\/\/www.synopsys.com\/Company\/Publications\/DWTB\/Pages\/dwtb-ddr4-bank-groups-2013Q2.aspx.  \"DDR4 bank groups in embedded applications.\" http:\/\/www.synopsys.com\/Company\/Publications\/DWTB\/Pages\/dwtb-ddr4-bank-groups-2013Q2.aspx."},{"key":"e_1_3_2_1_37_1","unstructured":"Micron 4Gb DDR4 SDRAM Data Sheet: EDY4016A.  Micron 4Gb DDR4 SDRAM Data Sheet: EDY4016A ."},{"key":"e_1_3_2_1_38_1","unstructured":"N. Chatterjee R. Balasubramonian M. Shevgoor S. H. Pugsley A. N. Udipi A. Shafiee K. Sudan M. Awasthi and Z. Chishti \"Usimm: the utah simulated memory module a simulation infrastructure for the jwac memory scheduling championship \" 2012.  N. Chatterjee R. Balasubramonian M. Shevgoor S. H. Pugsley A. N. Udipi A. Shafiee K. Sudan M. Awasthi and Z. Chishti \"Usimm: the utah simulated memory module a simulation infrastructure for the jwac memory scheduling championship \" 2012."},{"volume-title":"Disk. Morgan Kaufmann","year":"2008","author":"Jacob B. L.","key":"e_1_3_2_1_39_1"},{"key":"e_1_3_2_1_40_1","unstructured":"\"Qualcomm Snapdragon 805.\" http:\/\/www.anandtech.com\/show\/8035\/qualcomm-snapdragon-805-performance-preview.  \"Qualcomm Snapdragon 805.\" http:\/\/www.anandtech.com\/show\/8035\/qualcomm-snapdragon-805-performance-preview."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_43_1","unstructured":"Micron 16Gb 216-Ball Dual-Channel Mobile LPDDR3 SDRAM Data Sheet: EDFA164A.  Micron 16Gb 216-Ball Dual-Channel Mobile LPDDR3 SDRAM Data Sheet: EDFA164A ."},{"key":"e_1_3_2_1_44_1","unstructured":"\"Cadence NCSim.\" http:\/\/www.cadence.com\/products\/fv\/enterprise_simulator\/pages\/default.aspx.  \"Cadence NCSim.\" http:\/\/www.cadence.com\/products\/fv\/enterprise_simulator\/pages\/default.aspx."},{"key":"e_1_3_2_1_45_1","unstructured":"\"Synopsys Design Compiler.\" http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Pages\/default.aspx.  \"Synopsys Design Compiler.\" http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/Pages\/default.aspx."},{"key":"e_1_3_2_1_46_1","unstructured":"\"Free PDK 45nm open-access based PDK for the 45nm technology node.\" http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK.  \"Free PDK 45nm open-access based PDK for the 45nm technology node.\" http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"e_1_3_2_1_50_1","unstructured":"J. Renau etal \"SESC simulator \" Jan. 2005. http:\/\/sesc.sourceforge.net.  J. Renau et al. \"SESC simulator \" Jan. 2005. http:\/\/sesc.sourceforge.net."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"S. Li J. H. Ahn R. D. Strong J. B. Brockman D. M. Tullsen and N. P. Jouppi \"McPAT: An integrated power area and timing modeling framework for multicore and manycore architectures \" in ISCA 2009.  S. Li J. H. Ahn R. D. Strong J. B. Brockman D. M. Tullsen and N. P. Jouppi \"McPAT: An integrated power area and timing modeling framework for multicore and manycore architectures \" in ISCA 2009.","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_53_1","unstructured":"\"MICRON DDR4 Power Calculator.\" http:\/\/www.micron.com\/~\/media\/documents\/products\/power-calculator\/ddr4_power_calc.xlsm.  \"MICRON DDR4 Power Calculator.\" http:\/\/www.micron.com\/~\/media\/documents\/products\/power-calculator\/ddr4_power_calc.xlsm."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"P. Luszczek J. J. Dongarra D. Koester R. Rabenseifner B. Lucas J. Kepner J. McCalpin D. Bailey and D. Takahashi \"Introduction to the hpc challenge benchmark suite \" Lawrence Berkeley National Laboratory 2005.  P. Luszczek J. J. Dongarra D. Koester R. Rabenseifner B. Lucas J. Kepner J. McCalpin D. Bailey and D. Takahashi \"Introduction to the hpc challenge benchmark suite \" Lawrence Berkeley National Laboratory 2005.","DOI":"10.1145\/1188455.1188677"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306783"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.21"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Waikiki Hawaii","acronym":"MICRO-48"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830806","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830806"}},"subtitle":["improving the energy efficiency of data movement via opportunistic use of sparse codes"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":58,"alternative-id":["10.1145\/2830772.2830806","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830806","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}