{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:31:06Z","timestamp":1780356666304,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Intel Science and Technology Center at MIT"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830807","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"178-190","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":142,"title":["IMP"],"prefix":"10.1145","author":[{"given":"Xiangyao","family":"Yu","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christopher J.","family":"Hughes","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nadathur","family":"Satish","sequence":"additional","affiliation":[{"name":"Intel Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"May","year":"2013","unstructured":"\"Intel launches low-power , high-performance silvermont microarchitecture,\" http:\/\/intel.ly\/1pFRQwV , May 2013 . \"Intel launches low-power, high-performance silvermont microarchitecture,\" http:\/\/intel.ly\/1pFRQwV, May 2013."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Cuda programming guide \" http:\/\/docs.nvidia.com\/cuda\/ 2015.  \"Cuda programming guide \" http:\/\/docs.nvidia.com\/cuda\/ 2015."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487575.2487677"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1137\/0214017"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379248"},{"key":"e_1_3_2_1_9_1","unstructured":"J. Dongarra \"Compressed row storage \" http:\/\/web.eecs.utk.edu\/dongarra\/etemplates\/node373.html.  J. Dongarra \"Compressed row storage \" http:\/\/web.eecs.utk.edu\/dongarra\/etemplates\/node373.html."},{"key":"e_1_3_2_1_10_1","unstructured":"J. Dongarra \"Toward a new metric for ranking high performance computing systems \" 2013.  J. Dongarra \"Toward a new metric for ranking high performance computing systems \" 2013."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/276698.276876"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540730"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264207"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950411"},{"key":"e_1_3_2_1_15_1","volume-title":"Cray User Group meeting (CUG 2007). Seattle, WA: CUG Proceedings","author":"Konecny P.","year":"2007","unstructured":"P. Konecny , \"Introducing the cray xmt,\" in Proc . Cray User Group meeting (CUG 2007). Seattle, WA: CUG Proceedings , 2007 . P. Konecny, \"Introducing the cray xmt,\" in Proc. Cray User Group meeting (CUG 2007). Seattle, WA: CUG Proceedings, 2007."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.263"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.231"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279404"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"e_1_3_2_1_20_1","first-page":"231","volume-title":"Spaid: Software prefetching in pointer-and call-intensive environments,\" in Proceedings of the 28th annual international symposium on Microarchitecture","author":"Lipasti M. H.","year":"1995","unstructured":"M. H. Lipasti , W. J. Schmidt , S. R. Kunkel , and R. R. Roediger , \" Spaid: Software prefetching in pointer-and call-intensive environments,\" in Proceedings of the 28th annual international symposium on Microarchitecture . IEEE Computer Society Press , 1995 , pp. 231 -- 236 . M. H. Lipasti, W. J. Schmidt, S. R. Kunkel, and R. R. Roediger, \"Spaid: Software prefetching in pointer-and call-intensive environments,\" in Proceedings of the 28th annual international symposium on Microarchitecture. IEEE Computer Society Press, 1995, pp. 231--236."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.71.0015"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/248208.237190"},{"key":"e_1_3_2_1_24_1","volume-title":"Graphite: A Distributed Parallel Simulator for Multicores,\" in International Symposium on High-Performance Computer Architecture","author":"Miller J. E.","year":"2010","unstructured":"J. E. Miller , H. Kasture , G. Kurian , C. G. III, N. Beckmann , C. Celio , J. Eastep , and A. Agarwal , \" Graphite: A Distributed Parallel Simulator for Multicores,\" in International Symposium on High-Performance Computer Architecture , 2010 . J. E. Miller, H. Kasture, G. Kurian, C. G. III, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal, \"Graphite: A Distributed Parallel Simulator for Multicores,\" in International Symposium on High-Performance Computer Architecture, 2010."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(91)90014-Z"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/273011.273021"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/143371.143488"},{"key":"e_1_3_2_1_29_1","volume-title":"Introducing the graph 500","author":"Murphy R. C.","year":"2010","unstructured":"R. C. Murphy , K. B. Wheeler , B. W. Barrett , and J. A. Ang , \" Introducing the graph 500 ,\" 2010 . R. C. Murphy, K. B. Wheeler, B. W. Barrett, and J. A. Ang, \"Introducing the graph 500,\" 2010."},{"key":"e_1_3_2_1_30_1","first-page":"129","volume-title":"Proceedings. The Ninth International Symposium on. IEEE","author":"Mutlu O.","year":"2003","unstructured":"O. Mutlu , J. Stark , C. Wilkerson , and Y. N. Patt , \" Runahead execution: An alternative to very large instruction windows for out-of-order processors,\" in High-Performance Computer Architecture, 2003. HPCA-9 2003 . Proceedings. The Ninth International Symposium on. IEEE , 2003 , pp. 129 -- 140 . O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt, \"Runahead execution: An alternative to very large instruction windows for out-of-order processors,\" in High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth International Symposium on. IEEE, 2003, pp. 129--140."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.6"},{"key":"e_1_3_2_1_32_1","volume-title":"The pagerank citation ranking: Bringing order to the web","author":"Page L.","year":"1999","unstructured":"L. Page , S. Brin , R. Motwani , and T. Winograd , \" The pagerank citation ranking: Bringing order to the web .\" 1999 . L. Page, S. Brin, R. Motwani, and T. Winograd, \"The pagerank citation ranking: Bringing order to the web.\" 1999."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.82"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540717"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/384265.291034"},{"key":"e_1_3_2_1_36_1","first-page":"124","volume-title":"Analysis and Simulation of Computer and Telecommunication Systems, 2000. Proceedings. 8th International Symposium on. IEEE","author":"Rothman J. B.","year":"2000","unstructured":"J. B. Rothman and A. J. Smith , \" Sector cache design and performance,\" in Modeling , Analysis and Simulation of Computer and Telecommunication Systems, 2000. Proceedings. 8th International Symposium on. IEEE , 2000 , pp. 124 -- 133 . J. B. Rothman and A. J. Smith, \"Sector cache design and performance,\" in Modeling, Analysis and Simulation of Computer and Telecommunication Systems, 2000. Proceedings. 8th International Symposium on. IEEE, 2000, pp. 124--133."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2588555.2610518"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.14778\/2556549.2556574"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224449"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465371"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000100"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337222"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379246"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830807","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830807"}},"subtitle":["indirect memory prefetcher"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":46,"alternative-id":["10.1145\/2830772.2830807","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830807","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}