{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:41:26Z","timestamp":1781836886178,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830808","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"546-558","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":159,"title":["Enabling interposer-based disintegration of multi-core processors"],"prefix":"10.1145","author":[{"given":"Ajaykumar","family":"Kannan","sequence":"first","affiliation":[{"name":"University of Toronto"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[{"name":"University of Toronto and Advanced Micro Devices, Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gabriel H.","family":"Loh","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices Inc. \"AMD Ushers in a New Era of PC Gaming with Radeon\u2122 R9 and R7 300 Series Graphics Line-Up including World's First Graphics Family with Revolutionary HBM Technology \" June 16 2015 press Release from http:\/\/www.amd.com.  Advanced Micro Devices Inc. \"AMD Ushers in a New Era of PC Gaming with Radeon\u2122 R9 and R7 300 Series Graphics Line-Up including World's First Graphics Family with Revolutionary HBM Technology \" June 16 2015 press Release from http:\/\/www.amd.com."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2014.31"},{"key":"e_1_3_2_1_3_1","volume-title":"Symp. on Computer Architecture","author":"Badr M.","year":"2014","unstructured":"M. Badr and N. Enright Jerger , \" SynFull: Synthetic traffic models capturing a full range of cache coherence behaviour,\" in Intl . Symp. on Computer Architecture , June 2014 . M. Badr and N. Enright Jerger, \"SynFull: Synthetic traffic models capturing a full range of cache coherence behaviour,\" in Intl. Symp. on Computer Architecture, June 2014."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_5_1","volume-title":"dissertation","author":"Bienia C.","year":"2011","unstructured":"C. Bienia , \"Benchmarking Modern Processors,\" Ph. D. dissertation , Princeton University , 2011 . C. Bienia, \"Benchmarking Modern Processors,\" Ph.D. dissertation, Princeton University, 2011."},{"key":"e_1_3_2_1_6_1","volume-title":"gem5: A Multiple-ISA Full System Simulator with Detailed Memory Model,\" Computer Architecture News","author":"Binkert N.","year":"2011","unstructured":"N. Binkert , B. Beckmann , G. Black , S. K. Reinhardt , A. Saidi , A. Basu , J. Hestness , D. R. Hower , T. Krishna , S. Sardashti , R. Sen , K. Sewell , M. Shoaib , N. Vaish , M. D. Hill , and D. A. Wood , \" gem5: A Multiple-ISA Full System Simulator with Detailed Memory Model,\" Computer Architecture News , vol. 39 , June 2011 . N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, \"gem5: A Multiple-ISA Full System Simulator with Detailed Memory Model,\" Computer Architecture News, vol. 39, June 2011."},{"key":"e_1_3_2_1_7_1","volume-title":"Intl. Symp. on Microarchitecture","author":"Black B.","year":"2013","unstructured":"B. Black , \"Die Stacking is Happening,\" in Intl. Symp. on Microarchitecture , Davis, CA , December 2013 . B. Black, \"Die Stacking is Happening,\" in Intl. Symp. on Microarchitecture, Davis, CA, December 2013."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522333"},{"key":"e_1_3_2_1_9_1","volume-title":"Morgan Kaufmann","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles , Principles and Practices of Interconnection Networks . Morgan Kaufmann , 2003 . W. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003."},{"key":"e_1_3_2_1_10_1","volume-title":"Symp. on High Performance Computer Architecture","author":"Das R.","year":"2009","unstructured":"R. Das , S. Eachempati , A. K. Mishra , V. Narayanan , and C. R. Das , \" Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps,\" in Intl . Symp. on High Performance Computer Architecture , 2009 . R. Das, S. Eachempati, A. K. Mishra, V. Narayanan, and C. R. Das, \"Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps,\" in Intl. Symp. on High Performance Computer Architecture, 2009."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369763"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"e_1_3_2_1_14_1","unstructured":"M. Hackerott \"Die Per Wafer Calculator \" Informatic Solutions LLC 2011.  M. Hackerott \"Die Per Wafer Calculator \" Informatic Solutions LLC 2011."},{"key":"e_1_3_2_1_15_1","unstructured":"Institute of Microelectronics \"Process Design Kit (PDF) for 2.5D Through Silicon Interposer (TSI) Design Enablement & 2.5D TSI Cost Modeling \" August 2012.  Institute of Microelectronics \"Process Design Kit (PDF) for 2.5D Through Silicon Interposer (TSI) Design Enablement & 2.5D TSI Cost Modeling \" August 2012."},{"key":"e_1_3_2_1_16_1","unstructured":"JEDEC \"High Bandwidth Memory (HBM) DRAM \" http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235.  JEDEC \"High Bandwidth Memory (HBM) DRAM \" http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235."},{"key":"e_1_3_2_1_17_1","volume-title":"Symp. on Performance Analysis of Systems and Software","author":"Jiang N.","year":"2013","unstructured":"N. Jiang , D. U. Becker , G. Michelogiannakis , J. Balfour , B. Towles , J. Kim , and W. J. Dally , \" A detailed and flexible cycle-accurate network-on-chip simulator,\" in Intl . Symp. on Performance Analysis of Systems and Software , 2013 . N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, J. Kim, and W. J. Dally, \"A detailed and flexible cycle-accurate network-on-chip simulator,\" in Intl. Symp. on Performance Analysis of Systems and Software, 2013."},{"key":"e_1_3_2_1_18_1","volume-title":"Conf. on Parallel Architectures and Compilation Techniques","author":"Kim G.","year":"2013","unstructured":"G. Kim , J. Kim , J.-H. Ahn , and J. Kim , \" Memory-centric system interconnect design with hybrid memory cubes,\" in Intl . Conf. on Parallel Architectures and Compilation Techniques , 2013 . G. Kim, J. Kim, J.-H. Ahn, and J. Kim, \"Memory-centric system interconnect design with hybrid memory cubes,\" in Intl. Conf. on Parallel Architectures and Compilation Techniques, 2013."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.25"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250693"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.18"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.25"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.2295523"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331721"},{"key":"e_1_3_2_1_26_1","volume-title":"Memory Forum Workshop","author":"O'Connor M.","year":"2014","unstructured":"M. O'Connor , \"Highlights of the High-Bandwidth Memory (HBM) Standard,\" in Memory Forum Workshop , June 2014 . M. O'Connor, \"Highlights of the High-Bandwidth Memory (HBM) Standard,\" in Memory Forum Workshop, June 2014."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2001.1746"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.291.0087"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_31_1","volume-title":"Symp. on High Performance Computer Architecture","author":"Udipi A. N.","year":"2010","unstructured":"A. N. Udipi , N. Muralimanohar , and R. Balasubramonian , \" Towards scalable, energy-efficient, bus-based on-chip networks,\" in Intl . Symp. on High Performance Computer Architecture , 2010 . A. N. Udipi, N. Muralimanohar, and R. Balasubramonian, \"Towards scalable, energy-efficient, bus-based on-chip networks,\" in Intl. Symp. on High Performance Computer Architecture, 2010."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.15"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837315"},{"key":"e_1_3_2_1_35_1","first-page":"229","volume-title":"Montreal","author":"Zia A.","year":"2010","unstructured":"A. Zia , S. Kannan , G. Rose , and H. J. Chao , \" Highly-scalable 3D Clos NoC for Many-core CMPs,\" in NEWCAS Conference , Montreal , Canada , June 2010 , pp. 229 -- 232 . A. Zia, S. Kannan, G. Rose, and H. J. Chao, \"Highly-scalable 3D Clos NoC for Many-core CMPs,\" in NEWCAS Conference, Montreal, Canada, June 2010, pp. 229--232."}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830808","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830808"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":35,"alternative-id":["10.1145\/2830772.2830808","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830808","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}