{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T16:03:25Z","timestamp":1774454605467,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":59,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["#2014-EP-2577"],"award-info":[{"award-number":["#2014-EP-2577"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","award":["Gift"],"award-info":[{"award-number":["Gift"]}],"id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","award":["Qualcomm Innovation Fellowship"],"award-info":[{"award-number":["Qualcomm Innovation Fellowship"]}],"id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF #1553192"],"award-info":[{"award-number":["CCF #1553192"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830810","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"482-493","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":81,"title":["Neural acceleration for GPU throughput processors"],"prefix":"10.1145","author":[{"given":"Amir","family":"Yazdanbakhsh","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongse","family":"Park","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hardik","family":"Sharma","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pejman","family":"Lotfi-Kamran","sequence":"additional","affiliation":[{"name":"Institute for Research in Fundamental Sciences (IPM)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hadi","family":"Esmaeilzadeh","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"e_1_3_2_1_4_1","unstructured":"J. Gantz and D. Reinsel \"Extracting value from chaos.\" http:\/\/www.emc.com.  J. Gantz and D. Reinsel \"Extracting value from chaos.\" http:\/\/www.emc.com."},{"key":"e_1_3_2_1_5_1","unstructured":"\"GeForce 400 series.\" http:\/\/en.wikipedia.org 2015.  \"GeForce 400 series.\" http:\/\/en.wikipedia.org 2015."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540711"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541948"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"J.-M. Arnau J.-M. Parcerisa and P. Xekalakis \"Eliminating redundant fragment shader executions on a mobile gpu via hardware memoization \" ISCA 2014.   J.-M. Arnau J.-M. Parcerisa and P. Xekalakis \"Eliminating redundant fragment shader executions on a mobile gpu via hardware memoization \" ISCA 2014.","DOI":"10.1109\/ISCA.2014.6853207"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2012.2232647"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"R. S. Amant A. Yazdanbakhsh J. Park B. Thwaites H. Esmaeilzadeh A. Hassibi L. Ceze and D. Burger \"General-purpose code acceleration with limited-precision analog computation \" in ISCA 2014.  R. S. Amant A. Yazdanbakhsh J. Park B. Thwaites H. Esmaeilzadeh A. Hassibi L. Ceze and D. Burger \"General-purpose code acceleration with limited-precision analog computation \" in ISCA 2014.","DOI":"10.1109\/ISCA.2014.6853213"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"B. Grigorian N. Farahpour and G. Reinman \"BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing \" in HPCA 2015.  B. Grigorian N. Farahpour and G. Reinman \"BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing \" in HPCA 2015.","DOI":"10.1109\/HPCA.2015.7056067"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"T. Moreau M. Wyse J. Nelson A. Sampson H. Esmaeilzadeh L. Ceze and M. Oskin \"SNNAP: Approximate computing on programmable socs via neural acceleration \" in HPCA 2015.  T. Moreau M. Wyse J. Nelson A. Sampson H. Esmaeilzadeh L. Ceze and M. Oskin \"SNNAP: Approximate computing on programmable socs via neural acceleration \" in HPCA 2015.","DOI":"10.1109\/HPCA.2015.7056066"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"L. McAfee and K. Olukotun \"EMEURO: A framework for generating multi-purpose accelerators via deep learning \" in CGO 2015.   L. McAfee and K. Olukotun \"EMEURO: A framework for generating multi-purpose accelerators via deep learning \" in CGO 2015.","DOI":"10.1109\/CGO.2015.7054193"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"B. Grigorian and G. Reinman \"Accelerating divergent applications on SIMD architectures using neural networks \" in ICCD 2014.  B. Grigorian and G. Reinman \"Accelerating divergent applications on SIMD architectures using neural networks \" in ICCD 2014.","DOI":"10.1109\/ICCD.2014.6974700"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2509136.2509546"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2786805.2786807"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"A. Yazdanbakhsh D. Mahajan B. Thwaites J. Park A. Nagendrakumar S. Sethuraman K. Ramkrishnan N. Ravindran R. Jariwala A. Rahimi H. Esmaeilzadeh and K. Bazargan \"Axilog: Language support for approximate hardware design \" in DATE 2015.   A. Yazdanbakhsh D. Mahajan B. Thwaites J. Park A. Nagendrakumar S. Sethuraman K. Ramkrishnan N. Ravindran R. Jariwala A. Rahimi H. Esmaeilzadeh and K. Bazargan \"Axilog: Language support for approximate hardware design \" in DATE 2015.","DOI":"10.7873\/DATE.2015.0513"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/567752.567756"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"D. E. Rumelhart G. E. Hinton and R. J. Williams \"Learning internal representations by error propagation \" in PDP 1986.  D. E. Rumelhart G. E. Hinton and R. J. Williams \"Learning internal representations by error propagation \" in PDP 1986.","DOI":"10.21236\/ADA164453"},{"key":"e_1_3_2_1_22_1","unstructured":"\"Whitepaper: NVIDIA Fermi.\" http:\/\/www.nvidia.com.  \"Whitepaper: NVIDIA Fermi.\" http:\/\/www.nvidia.com."},{"key":"e_1_3_2_1_23_1","unstructured":"\"NVIDIA corporation. NVIDIA CUDA SDK code samples.\" http:\/\/www.nvidia.com.  \"NVIDIA corporation. NVIDIA CUDA SDK code samples.\" http:\/\/www.nvidia.com."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_25_1","unstructured":"jMonkeyEngine 2015.  jMonkeyEngine 2015."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-25324-9_42"},{"key":"e_1_3_2_1_27_1","unstructured":"M. Creel and M. Zubair \"A high performance implementation of likelihood estimators on gpus \" in CES 2013.  M. Creel and M. Zubair \"A high performance implementation of likelihood estimators on gpus \" in CES 2013."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806620"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025133"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"A. Bakhoda G. Yuan W. Fung H. Wong and T. Aamodt \"Analyzing cuda workloads using a detailed gpu simulator \" in ISPASS 2009.  A. Bakhoda G. Yuan W. Fung H. Wong and T. Aamodt \"Analyzing cuda workloads using a detailed gpu simulator \" in ISPASS 2009.","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750399"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"L. N. Chakrapani B. E. S. Akgul S. Cheemalavagu P. Korkmaz K. V. Palem and B. Seshasayee \"Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology \" in DATE 2006.   L. N. Chakrapani B. E. S. Akgul S. Cheemalavagu P. Korkmaz K. V. Palem and B. Seshasayee \"Ultra-efficient (embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology \" in DATE 2006.","DOI":"10.1109\/DATE.2006.243978"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"L. Leem H. Cho J. Bau Q. A. Jacobson and S. Mitra \"ERSA: Error resilient system architecture for probabilistic applications \" in DATE 2010.   L. Leem H. Cho J. Bau Q. A. Jacobson and S. Mitra \"ERSA: Error resilient system architecture for probabilistic applications \" in DATE 2010.","DOI":"10.1109\/DATE.2010.5457059"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806808"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1932682.1869525"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542481"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.119"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816026"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346196"},{"key":"e_1_3_2_1_48_1","author":"Li X.","year":"2008","journal-title":"\"Exploiting application-level correctness for low-cost fault tolerance,\" J. Instruction-Level Parallelism"},{"key":"e_1_3_2_1_49_1","unstructured":"M. de Kruijf and K. Sankaralingam \"Exploring the synergy of emerging workloads and silicon reliability trends \" in SELSE 2009.  M. de Kruijf and K. Sankaralingam \"Exploring the synergy of emerging workloads and silicon reliability trends \" in SELSE 2009."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.72"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540710"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"A. Ranjan A. Raha S. Venkataramani K. Roy and A. Raghunathan \"ASLAN: Synthesis of approximate sequential circuits \" in DATE 2014.   A. Ranjan A. Raha S. Venkataramani K. Roy and A. Raghunathan \"ASLAN: Synthesis of approximate sequential circuits \" in DATE 2014.","DOI":"10.7873\/DATE.2014.377"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"J. Miao A. Gerstlauer and M. Orshansky \"Approximate logic synthesis under general error magnitude and frequency constraints \" in ICCAD 2013.   J. Miao A. Gerstlauer and M. Orshansky \"Approximate logic synthesis under general error magnitude and frequency constraints \" in ICCAD 2013.","DOI":"10.1109\/ICCAD.2013.6691202"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"K. Nepal Y. Li R. I. Bahar and S. Reda \"ABACUS: A technique for automated behavioral synthesis of approximate computing circuits \" in DATE 2014.   K. Nepal Y. Li R. I. Bahar and S. Reda \"ABACUS: A technique for automated behavioral synthesis of approximate computing circuits \" in DATE 2014.","DOI":"10.7873\/DATE2014.374"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465795"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212912"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485923"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"crossref","unstructured":"Z. Du A. Lingamneni Y. Chen K. Palem O. Temam and C. Wu \"Leveraging the error resilience of machine-learning applications for designing highly energy efficient accelerators \" in ASP-DAC 2014.  Z. Du A. Lingamneni Y. Chen K. Palem O. Temam and C. Wu \"Leveraging the error resilience of machine-learning applications for designing highly energy efficient accelerators \" in ASP-DAC 2014.","DOI":"10.1109\/TCAD.2015.2419628"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830810","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830810"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":59,"alternative-id":["10.1145\/2830772.2830810","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830810","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}