{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:33Z","timestamp":1772724873963,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,12,5]],"date-time":"2016-12-05T00:00:00Z","timestamp":1480896000000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1218474"],"award-info":[{"award-number":["CCF-1218474"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-C-0022"],"award-info":[{"award-number":["HR0011-13-C-0022"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830811","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T08:38:13Z","timestamp":1452501493000},"page":"294-307","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":65,"title":["Safe limits on voltage reduction efficiency in GPUs"],"prefix":"10.1145","author":[{"given":"Jingwen","family":"Leng","sequence":"first","affiliation":[{"name":"The University of Texas at Austin and IBM T.J. Watson Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramon","family":"Bertran","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay Janapa","family":"Reddi","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"NVIDIA \"GTX 680 Kepler Whitepaper - GeForce.\" http:\/\/goo.gl\/fyg2z1 2012."},{"key":"e_1_3_2_1_2_1","unstructured":"NVIDIA \"NVIDIA GeForce GTX 980 Whitepaper.\" http:\/\/goo.gl\/btRXed 2014."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.25"},{"key":"e_1_3_2_1_7_1","unstructured":"\"MSI Afterburner.\" http:\/\/goo.gl\/fs2pti."},{"key":"e_1_3_2_1_8_1","volume-title":"Fermi.\" http:\/\/goo.gl\/zmoJkZ","author":"Compute Architecture CUDA","year":"2009","unstructured":"NVIDIA, \"NVIDIA's Next Generation CUDA Compute Architecture: Fermi.\" http:\/\/goo.gl\/zmoJkZ, 2009."},{"key":"e_1_3_2_1_9_1","unstructured":"NVIDIA Corporation \"CUDA C\/C++ SDK CODE Samples \" 2011."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"e_1_3_2_1_12_1","unstructured":"National Instruments \"NI DAQ 6133.\" http:\/\/goo.gl\/ez2mof 2015."},{"key":"e_1_3_2_1_13_1","unstructured":"NVIDIA \"NVIDIA Visual Profiler User Guide.\" http:\/\/goo.gl\/gefn6p 2015."},{"key":"e_1_3_2_1_14_1","unstructured":"NVIDIA \"CUDA Profiling Tools Interface.\" http:\/\/goo.gl\/nbAVCf 2015."},{"key":"e_1_3_2_1_15_1","first-page":"108","volume-title":"Silent data corruption - myth or reality?,\" in International Conference on Dependable Systems and Networks","author":"Constantinescu C.","year":"2008","unstructured":"C. Constantinescu, I. Parulkar, R. Harper, and S. Michalak, \"Silent data corruption - myth or reality?,\" in International Conference on Dependable Systems and Networks, pp. 108--109, 2008."},{"key":"e_1_3_2_1_16_1","volume-title":"A critical operation point hypothesis..\" http:\/\/goo.gl\/K0yWkf","author":"CMOS","year":"2008","unstructured":"Janak Patel, \"CMOS process variations: A critical operation point hypothesis..\" http:\/\/goo.gl\/K0yWkf, 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147109"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.822735"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1111104"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.131"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.06.016"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876475"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.12"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014873"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540717"},{"key":"e_1_3_2_1_26_1","unstructured":"NVIDIA \"CUDA Runtime API.\" http:\/\/goo.gl\/G27upA 2015."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859628"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337188"},{"key":"e_1_3_2_1_29_1","unstructured":"NVIDIA \"CUDA C Programming Guide.\" http:\/\/goo.gl\/22Cac8 2015."},{"key":"e_1_3_2_1_30_1","unstructured":"NVIDIA \"Parallel Thread Execution ISA Version 4.2.\" http:\/\/goo.gl\/KIQcAY 2015."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"J. Leng Y. Zu and V. J. Reddi \"GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures \" in International Symposium on High Performance Computer Architecture pp. 161--173 2015.","DOI":"10.1109\/HPCA.2015.7056030"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.18637\/jss.v036.i11"},{"key":"e_1_3_2_1_33_1","first-page":"1","volume-title":"On-chip timing uncertainty measurements on IBM microprocessors,\" in International Test Conference","author":"Franch R. L.","year":"2008","unstructured":"R. L. Franch, P. Restle, J. K. Norman, W. V. Huott, J. Friedrich, R. Dixon, S. Weitzel, K. van Goor, and G. Salem, \"On-chip timing uncertainty measurements on IBM microprocessors,\" in International Test Conference, pp. 1--7, 2008."},{"key":"e_1_3_2_1_34_1","first-page":"354","volume-title":"Timing uncertainty measurements on the power5 microprocessor,\" in International Solid-State Circuits Conference","author":"Restle P.","year":"2004","unstructured":"P. Restle, R. Franch, N. James, W. Huott, T. Skergan, S. Wilson, N. Schwartz, and J. Clabes, \"Timing uncertainty measurements on the power5 microprocessor,\" in International Solid-State Circuits Conference, pp. 354--355 Vol.1, Feb 2004."},{"key":"e_1_3_2_1_35_1","first-page":"398","volume-title":"A distributed critical-path timing monitor for a 65nm high-performance microprocessor,\" in International Solid-State Circuits Conference","author":"Jrake A. J.","year":"2007","unstructured":"A. J. Jrake, R. M. Senger, H. Deogun, G. D. Carpenter, S. Ghiasi, T. Nguyen, N. K. James, M. S. Floyd, and V. Pokala, \"A distributed critical-path timing monitor for a 65nm high-performance microprocessor,\" in International Solid-State Circuits Conference, pp. 398--399, 2007."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485948"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956571"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871562"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822802"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266498"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.28"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627605"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830811","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830811","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:29:53Z","timestamp":1763458193000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830811"}},"subtitle":["a direct measurement approach"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":43,"alternative-id":["10.1145\/2830772.2830811","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830811","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}