{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:53Z","timestamp":1750306493512,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830814","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"128-140","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Authenticache"],"prefix":"10.1145","author":[{"given":"Anys","family":"Bacha","sequence":"first","affiliation":[{"name":"The Ohio State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Radu","family":"Teodorescu","sequence":"additional","affiliation":[{"name":"The Ohio State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278484"},{"key":"e_1_3_2_1_3_1","first-page":"3","volume-title":"Physically unclonable functions: A study on the state of the art and future research directions,\" in Towards Hardware-Intrinsic Security, Information Security and Cryptography","author":"Maes R.","year":"2010","unstructured":"R. Maes and I. Verbauwhede , \" Physically unclonable functions: A study on the state of the art and future research directions,\" in Towards Hardware-Intrinsic Security, Information Security and Cryptography , pp. 3 -- 37 , Springer Berlin Heidelberg , 2010 . R. Maes and I. Verbauwhede, \"Physically unclonable functions: A study on the state of the art and future research directions,\" in Towards Hardware-Intrinsic Security, Information Security and Cryptography, pp. 3--37, Springer Berlin Heidelberg, 2010."},{"key":"e_1_3_2_1_4_1","unstructured":"\"Verayo Simply Secure.\" http:\/\/www.verayo.com.  \"Verayo Simply Secure.\" http:\/\/www.verayo.com."},{"key":"e_1_3_2_1_5_1","unstructured":"\"Intrinsic ID.\" http:\/\/www.intrinsic-id.com.  \"Intrinsic ID.\" http:\/\/www.intrinsic-id.com."},{"key":"e_1_3_2_1_6_1","first-page":"176","volume-title":"A technique to build a secret key in integrated circuits for identification and authentication applications,\" in IEEE Symposium on VLSI Circuits","author":"Lee J. W.","year":"2004","unstructured":"J. W. Lee , D. Lim , B. Gassend , G. E. Suh , M. van Dijk , and S. Devadas , \" A technique to build a secret key in integrated circuits for identification and authentication applications,\" in IEEE Symposium on VLSI Circuits , pp. 176 -- 179 , 2004 . J. W. Lee, D. Lim, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas, \"A technique to build a secret key in integrated circuits for identification and authentication applications,\" in IEEE Symposium on VLSI Circuits, pp. 176--179, 2004."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"e_1_3_2_1_9_1","volume-title":"Initial SRAM state as a fingerprint and source of true random numbers for RFID tags,\" Proceedings of the Conference on RFID Security","author":"Holcomb D. E.","year":"2007","unstructured":"D. E. Holcomb , W. P. Burleson , and K. Fu , \" Initial SRAM state as a fingerprint and source of true random numbers for RFID tags,\" Proceedings of the Conference on RFID Security , 2007 . D. E. Holcomb, W. P. Burleson, and K. Fu, \"Initial SRAM state as a fingerprint and source of true random numbers for RFID tags,\" Proceedings of the Conference on RFID Security, 2007."},{"key":"e_1_3_2_1_10_1","first-page":"407","article-title":"Mecca: A robust low-overhead PUF using embedded memory array","author":"Krishna A. R.","year":"2011","unstructured":"A. R. Krishna , S. Narasimhan , X. Wang , and S. Bhunia , \" Mecca: A robust low-overhead PUF using embedded memory array ,\" Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems , pp. 407 -- 420 , 2011 . A. R. Krishna, S. Narasimhan, X. Wang, and S. Bhunia, \"Mecca: A robust low-overhead PUF using embedded memory array,\" Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems, pp. 407--420, 2011.","journal-title":"Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488807"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485948"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1007\/978-1-4614-1362-2_11","volume-title":"A systematic method to evaluate and compare the performance of physical unclonable functions,\" in Embedded Systems Design with FPGAs","author":"Maiti A.","year":"2013","unstructured":"A. Maiti , V. Gunreddy , and P. Schaumont , \" A systematic method to evaluate and compare the performance of physical unclonable functions,\" in Embedded Systems Design with FPGAs , pp. 245 -- 267 , Springer , 2013 . A. Maiti, V. Gunreddy, and P. Schaumont, \"A systematic method to evaluate and compare the performance of physical unclonable functions,\" in Embedded Systems Design with FPGAs, pp. 245--267, Springer, 2013."},{"key":"e_1_3_2_1_15_1","first-page":"94","volume-title":"A large scale characterization of RO-PUF,\" in IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)","author":"Maiti A.","year":"2010","unstructured":"A. Maiti , J. Casarona , L. McHale , and P. Schaumont , \" A large scale characterization of RO-PUF,\" in IEEE International Symposium on Hardware-Oriented Security and Trust (HOST) , pp. 94 -- 99 , 2010 . A. Maiti, J. Casarona, L. McHale, and P. Schaumont, \"A large scale characterization of RO-PUF,\" in IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 94--99, 2010."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.24"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910961"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382534"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629929"},{"key":"e_1_3_2_1_23_1","first-page":"332","volume-title":"A Sub-200mV 6T SRAM in 0.13\u00b5m CMOS,\" in International Solid-State Circuits Conference (ISSCC)","author":"Zhai B.","year":"2007","unstructured":"B. Zhai , D. Blaauw , D. Sylvester , and S. Hanson , \" A Sub-200mV 6T SRAM in 0.13\u00b5m CMOS,\" in International Solid-State Circuits Conference (ISSCC) , pp. 332 -- 606 , February 2007 . B. Zhai, D. Blaauw, D. Sylvester, and S. Hanson, \"A Sub-200mV 6T SRAM in 0.13\u00b5m CMOS,\" in International Solid-State Circuits Conference (ISSCC), pp. 332--606, February 2007."},{"key":"e_1_3_2_1_24_1","first-page":"84","volume-title":"A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission-critical servers,\" in International Solid-State Circuits Conference (ISSCC)","author":"Riedlinger R.","year":"2011","unstructured":"R. Riedlinger , R. Bhatia , L. Biro , B. Bowhill , E. Fetzer , P. Gronowski , and T. Grutkowski , \" A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission-critical servers,\" in International Solid-State Circuits Conference (ISSCC) , pp. 84 -- 86 , February 2011 . R. Riedlinger, R. Bhatia, L. Biro, B. Bowhill, E. Fetzer, P. Gronowski, and T. Grutkowski, \"A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission-critical servers,\" in International Solid-State Circuits Conference (ISSCC), pp. 84--86, February 2011."},{"key":"e_1_3_2_1_25_1","volume-title":"September","author":"Ho J.","year":"2014","unstructured":"J. Ho , B. Chester , C. Heinonen , and R. Smith , \" The iPhone 6 review: A8's CPU: What comes after Cyclone?.\" AnandTech , September 2014 . http:\/\/www.anandtech.com. J. Ho, B. Chester, C. Heinonen, and R. Smith, \"The iPhone 6 review: A8's CPU: What comes after Cyclone?.\" AnandTech, September 2014. http:\/\/www.anandtech.com."},{"key":"e_1_3_2_1_26_1","unstructured":"\"Intel Itanium architecture software developer's manual 2010 revision 2.3.\"  \"Intel Itanium architecture software developer's manual 2010 revision 2.3.\""},{"key":"e_1_3_2_1_27_1","unstructured":"\"Intel Itanium processor family system abstraction layer specification 2008 revision 3.3.\"  \"Intel Itanium processor family system abstraction layer specification 2008 revision 3.3.\""},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_30_1","unstructured":"C. Percival \"Cache missing for fun and profit \" in The Technical BSD Conference (BSDCan) May 2005.  C. Percival \"Cache missing for fun and profit \" in The Technical BSD Conference (BSDCan) May 2005."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.28"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.12"},{"key":"e_1_3_2_1_34_1","first-page":"624","volume-title":"Understanding voltage variations in chip multiprocessors using a distributed power-delivery network,\" in Design Automation and Test in Europe (DATE)","author":"Gupta M. S.","year":"2007","unstructured":"M. S. Gupta , J. L. Oatley , R. Joseph , G.-Y. Wei , and D. M. Brooks , \" Understanding voltage variations in chip multiprocessors using a distributed power-delivery network,\" in Design Automation and Test in Europe (DATE) , pp. 624 -- 629 , 2007 . M. S. Gupta, J. L. Oatley, R. Joseph, G.-Y. Wei, and D. M. Brooks, \"Understanding voltage variations in chip multiprocessors using a distributed power-delivery network,\" in Design Automation and Test in Europe (DATE), pp. 624--629, 2007."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784471"},{"key":"e_1_3_2_1_36_1","first-page":"79","volume-title":"Control techniques to eliminate voltage emergencies in high performance processors,\" in International Symposium on High Performance Computer Architecture (HPCA)","author":"Joseph R.","year":"2003","unstructured":"R. Joseph , D. Brooks , and M. Martonosi , \" Control techniques to eliminate voltage emergencies in high performance processors,\" in International Symposium on High Performance Computer Architecture (HPCA) , pp. 79 -- 90 , February 2003 . R. Joseph, D. Brooks, and M. Martonosi, \"Control techniques to eliminate voltage emergencies in high performance processors,\" in International Symposium on High Performance Computer Architecture (HPCA), pp. 79--90, February 2003."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540726"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1978942.1979326"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1242572.1242661"},{"key":"e_1_3_2_1_40_1","first-page":"1","volume-title":"PUF modeling attacks: An introduction and overview,\" in Design Automation and Test in Europe (DATE)","author":"R\u00fchrmair U.","year":"2014","unstructured":"U. R\u00fchrmair and J. S\u00f6lter , \" PUF modeling attacks: An introduction and overview,\" in Design Automation and Test in Europe (DATE) , pp. 348: 1 -- 348 :6, 2014 . U. R\u00fchrmair and J. S\u00f6lter, \"PUF modeling attacks: An introduction and overview,\" in Design Automation and Test in Europe (DATE), pp. 348:1--348:6, 2014."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866335"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"e_1_3_2_1_44_1","first-page":"106","volume-title":"Side-channel vulnerability factor: A metric for measuring information leakage,\" in International Symposium on Computer Architecture (ISCA)","author":"Demme J.","year":"2012","unstructured":"J. Demme , R. Martin , A. Waksman , and S. Sethumadhavan , \" Side-channel vulnerability factor: A metric for measuring information leakage,\" in International Symposium on Computer Architecture (ISCA) , pp. 106 -- 117 , 2012 . J. Demme, R. Martin, A. Waksman, and S. Sethumadhavan, \"Side-channel vulnerability factor: A metric for measuring information leakage,\" in International Symposium on Computer Architecture (ISCA), pp. 106--117, 2012."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.39"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_47_1","volume-title":"rep","author":"Bernstein D. J.","year":"2005","unstructured":"D. J. Bernstein , \"Cache-timing attacks on AES,\" tech. rep ., The University of Illinois at Chicago, 2005 . D. J. Bernstein, \"Cache-timing attacks on AES,\" tech. rep., The University of Illinois at Chicago, 2005."},{"key":"e_1_3_2_1_48_1","volume-title":"Report 2002\/169","author":"Page D.","year":"2002","unstructured":"D. Page , \"Theoretical use of cache memory as a cryptanalytic side-channel.\" Cryptology ePrint Archive , Report 2002\/169 , 2002 . http:\/\/eprint.iacr.org\/. D. Page, \"Theoretical use of cache memory as a cryptanalytic side-channel.\" Cryptology ePrint Archive, Report 2002\/169, 2002. http:\/\/eprint.iacr.org\/."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_18"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.25"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5955010"},{"key":"e_1_3_2_1_53_1","first-page":"1","volume-title":"An efficient reliable PUF-based cryptographic key generator in 65nm CMOS,\" in Design Automation and Test in Europe (DATE)","author":"Bhargava M.","year":"2014","unstructured":"M. Bhargava and K. Mai , \" An efficient reliable PUF-based cryptographic key generator in 65nm CMOS,\" in Design Automation and Test in Europe (DATE) , pp. 1 -- 6 , 2014 . M. Bhargava and K. Mai, \"An efficient reliable PUF-based cryptographic key generator in 65nm CMOS,\" in Design Automation and Test in Europe (DATE), pp. 1--6, 2014."}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Waikiki Hawaii","acronym":"MICRO-48"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830814","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830814"}},"subtitle":["harnessing cache ECC for system authentication"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":52,"alternative-id":["10.1145\/2830772.2830814","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830814","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}