{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:22:47Z","timestamp":1767183767563,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830815","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"334-346","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Long term parking (LTP)"],"prefix":"10.1145","author":[{"given":"Andreas","family":"Sembrant","sequence":"first","affiliation":[{"name":"Uppsala University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor","family":"Carlson","sequence":"additional","affiliation":[{"name":"Uppsala University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Hagersten","sequence":"additional","affiliation":[{"name":"Uppsala University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Black-Shaffer","sequence":"additional","affiliation":[{"name":"Uppsala University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arthur","family":"Perais","sequence":"additional","affiliation":[{"name":"IRISA\/INRIA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[{"name":"IRISA\/INRIA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre","family":"Michaud","sequence":"additional","affiliation":[{"name":"IRISA\/INRIA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"International Symposium on Computer Architecture (ISCA)","author":"Lebeck A. R.","year":"2002","unstructured":"A. R. Lebeck , J. Koppanalil , T. Li , J. Patwardhan , and E. Rotenberg , \" A Large, Fast Instruction Window for Tolerating Cache Misses,\" in Proc . International Symposium on Computer Architecture (ISCA) , 2002 . A. R. Lebeck, J. Koppanalil, T. Li, J. Patwardhan, and E. Rotenberg, \"A Large, Fast Instruction Window for Tolerating Cache Misses,\" in Proc. International Symposium on Computer Architecture (ISCA), 2002."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859647"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283861"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540713"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750407"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277226"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_11_1","volume-title":"Hewlett Packard Labs","author":"Muralimanohar N.","year":"2009","unstructured":"N. Muralimanohar , R. Balasubramonian , and N. P. Jouppi , \" CACTI 6.0: A Tool to Model Large Caches,\" tech. rep ., Hewlett Packard Labs , 2009 . N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, \"CACTI 6.0: A Tool to Model Large Caches,\" tech. rep., Hewlett Packard Labs, 2009."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822823"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.18"},{"key":"e_1_3_2_1_15_1","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Muthler G. A.","year":"2002","unstructured":"G. A. Muthler , D. Crowe , S. J. Patel , and S. S. Lumetta , \" Instruction Fetch Deferral Using Static Slack,\" in Proc . International Symposium on Microarchitecture (MICRO) , 2002 . G. A. Muthler, D. Crowe, S. J. Patel, and S. S. Lumetta, \"Instruction Fetch Deferral Using Static Slack,\" in Proc. International Symposium on Microarchitecture (MICRO), 2002."},{"key":"e_1_3_2_1_16_1","volume-title":"International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Morancho E.","year":"2001","unstructured":"E. Morancho , J. M. Llaber\u00eda , and A. Oliv\u00e9 , \" Recovery Mechanism for Latency Misprediction,\" in Proc . International Conference on Parallel Architectures and Compilation Techniques (PACT) , 2001 . E. Morancho, J. M. Llaber\u00eda, and A. Oliv\u00e9, \"Recovery Mechanism for Latency Misprediction,\" in Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT), 2001."},{"key":"e_1_3_2_1_17_1","volume-title":"International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Wallace S.","year":"1996","unstructured":"S. Wallace and N. Bagherzadeh , \" A Scalable Register File Architecture for Dynamically Scheduled Processors,\" in Proc . International Conference on Parallel Architectures and Compilation Techniques (PACT) , 1996 . S. Wallace and N. Bagherzadeh, \"A Scalable Register File Architecture for Dynamically Scheduled Processors,\" in Proc. International Conference on Parallel Architectures and Compilation Techniques (PACT), 1996."},{"key":"e_1_3_2_1_18_1","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Monreal T.","year":"1999","unstructured":"T. Monreal , A. Gonzalez , M. Valero , J. Gonzalez , and V. Vinals , \" Delaying Physical Register Allocation through Virtual-Physical Registers,\" in Proc . International Symposium on Microarchitecture (MICRO) , 1999 . T. Monreal, A. Gonzalez, M. Valero, J. Gonzalez, and V. Vinals, \"Delaying Physical Register Allocation through Virtual-Physical Registers,\" in Proc. International Symposium on Microarchitecture (MICRO), 1999."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/255235.255288"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044825"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416634"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.46"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555786"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250705"},{"key":"e_1_3_2_1_26_1","volume-title":"The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency,\" in International Conference on Computer Design (ICCD)","author":"Fisk B. R.","year":"1999","unstructured":"B. R. Fisk and R. I. Bahar , \" The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency,\" in International Conference on Computer Design (ICCD) , 1999 . B. R. Fisk and R. I. Bahar, \"The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency,\" in International Conference on Computer Design (ICCD), 1999."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876440"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/525424.822662"},{"key":"e_1_3_2_1_30_1","volume-title":"Proc. International Symposium on Microarchitecture (MICRO)","author":"Goshima M.","year":"2001","unstructured":"M. Goshima , K. Nishino , T. Kitamura , Y. Nakashima , S. Tomita , and S.-i. Mori , \" A High-speed Dynamic Instruction Scheduling Scheme for Superscalar Processors ,\" in Proc. International Symposium on Microarchitecture (MICRO) , 2001 . M. Goshima, K. Nishino, T. Kitamura, Y. Nakashima, S. Tomita, and S.-i. Mori, \"A High-speed Dynamic Instruction Scheduling Scheme for Superscalar Processors,\" in Proc. International Symposium on Microarchitecture (MICRO), 2001."}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Waikiki Hawaii","acronym":"MICRO-48"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830815","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830815"}},"subtitle":["criticality-aware resource allocation in OOO processors"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":30,"alternative-id":["10.1145\/2830772.2830815","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830815","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}