{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:25:20Z","timestamp":1763724320008,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["1302260"],"award-info":[{"award-number":["1302260"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["1218323,1438992,1533885"],"award-info":[{"award-number":["1218323,1438992,1533885"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830819","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"470-481","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["Border control"],"prefix":"10.1145","author":[{"given":"Lena E.","family":"Olson","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Power","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark D.","family":"Hill","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David A.","family":"Wood","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Regulation (EC) No 562\/2006 of the European Parliament and of the Council of 15 March 2006 establishing a Community Code on the rules governing the movement of persons across borders (Schengen Borders Code) \" 2006.  \"Regulation (EC) No 562\/2006 of the European Parliament and of the Council of 15 March 2006 establishing a Community Code on the rules governing the movement of persons across borders (Schengen Borders Code) \" 2006."},{"key":"e_1_3_2_1_2_1","first-page":"26","article-title":"RayChip: Real-time ray-tracing chip for embedded applications","author":"Park W.-C.","year":"2014","unstructured":"W.-C. Park , H.-J. Shin , B. Lee , H. Yoon , and T.-D. Han , \" RayChip: Real-time ray-tracing chip for embedded applications ,\" in Hot Chips 26 , 2014 . W.-C. Park, H.-J. Shin, B. Lee, H. Yoon, and T.-D. Han, \"RayChip: Real-time ray-tracing chip for embedded applications,\" in Hot Chips 26, 2014.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540748"},{"key":"e_1_3_2_1_5_1","first-page":"26","article-title":"M7: Next generation SPARC","author":"Phillips S.","year":"2014","unstructured":"S. Phillips , \" M7: Next generation SPARC ,\" in Hot Chips 26 , 2014 . S. Phillips, \"M7: Next generation SPARC,\" in Hot Chips 26, 2014.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_6_1","first-page":"23","article-title":"Hardware-accelerated regular expression matching for high-throughput text analytics","author":"Atasu K.","year":"2013","unstructured":"K. Atasu , R. Polig , C. Hagleitner , and F. R. Reiss , \" Hardware-accelerated regular expression matching for high-throughput text analytics ,\" in FPL 23 , 2013 . K. Atasu, R. Polig, C. Hagleitner, and F. R. Reiss, \"Hardware-accelerated regular expression matching for high-throughput text analytics,\" in FPL 23, 2013.","journal-title":"FPL"},{"key":"e_1_3_2_1_7_1","volume-title":"Not just an FPGA anymore,\" MICRO-45","author":"Rajagopalan V.","year":"2013","unstructured":"V. Rajagopalan , \" All programmable devices : Not just an FPGA anymore,\" MICRO-45 , 2013 . Keynote presentation. V. Rajagopalan, \"All programmable devices: Not just an FPGA anymore,\" MICRO-45, 2013. Keynote presentation."},{"key":"e_1_3_2_1_8_1","volume-title":"Dec.","author":"Black B.","year":"2013","unstructured":"B. Black , \" Die stacking is happening!.\"MICRO-45, 2013. Keynote presentation ., Dec. 2013 . B. Black, \"Die stacking is happening!.\"MICRO-45, 2013. Keynote presentation., Dec. 2013."},{"key":"e_1_3_2_1_9_1","first-page":"25","article-title":"Heterogeneous system architecture overview","author":"Rogers P.","year":"2013","unstructured":"P. Rogers , \" Heterogeneous system architecture overview ,\" in Hot Chips 25 , 2013 . P. Rogers, \"Heterogeneous system architecture overview,\" in Hot Chips 25, 2013.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750421"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"J. Sell and P. O'Connor \"The Xbox One system on a chip and Kinect sensor \" IEEE Micro vol. 34 Mar. 2014.  J. Sell and P. O'Connor \"The Xbox One system on a chip and Kinect sensor \" IEEE Micro vol. 34 Mar. 2014.","DOI":"10.1109\/MM.2014.9"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"e_1_3_2_1_13_1","first-page":"26","article-title":"4th generation Intel core processor, codenamed haswell","author":"Hammarlund P.","year":"2014","unstructured":"P. Hammarlund , \" 4th generation Intel core processor, codenamed haswell ,\" in Hot Chips 26 , 2014 . P. Hammarlund, \"4th generation Intel core processor, codenamed haswell,\" in Hot Chips 26, 2014.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_14_1","unstructured":"AMD \"AMD's most advanced APU ever.\" http:\/\/www.amd.com\/us\/products\/desktop\/processors\/a-series\/Pages\/nextgenapu.aspx.  AMD \"AMD's most advanced APU ever.\" http:\/\/www.amd.com\/us\/products\/desktop\/processors\/a-series\/Pages\/nextgenapu.aspx."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"J. Goodacre \"The evolution of the ARM architecture towards big data and the data-centre.\" http:\/\/virtical.upv.es\/pub\/sc13.pdf Nov. 2013.  J. Goodacre \"The evolution of the ARM architecture towards big data and the data-centre.\" http:\/\/virtical.upv.es\/pub\/sc13.pdf Nov. 2013.","DOI":"10.1145\/2535800.2535921"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"US Department of Defense \"Defense science board task force on high performance microchip supply \" 2005.  US Department of Defense \"Defense science board task force on high performance microchip supply \" 2005.","DOI":"10.21236\/ADA435837"},{"key":"e_1_3_2_1_17_1","unstructured":"M. T. Inc MIPS R4000PC\/SC Errata Processor Revision 2.2 and 3.0. May 1994.  M. T. Inc MIPS R4000PC\/SC Errata Processor Revision 2.2 and 3.0 . May 1994."},{"key":"e_1_3_2_1_18_1","unstructured":"\"Zynq-7000 all programmable SoC.\" http:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000.html 2014.  \"Zynq-7000 all programmable SoC.\" http:\/\/www.xilinx.com\/products\/silicon-devices\/soc\/zynq-7000.html 2014."},{"key":"e_1_3_2_1_19_1","volume-title":"TLB hardware fix tested","author":"Shimpi A. L.","year":"2008","unstructured":"A. L. Shimpi , \"AM D's B3 stepping Phenom previewed , TLB hardware fix tested ,\" Mar. 2008 . A. L. Shimpi, \"AMD's B3 stepping Phenom previewed, TLB hardware fix tested,\" Mar. 2008."},{"key":"e_1_3_2_1_20_1","unstructured":"I. Corporation \"Intel Core i7-900 desktop processor extreme edition series and Intel Core i7-900 desktop processor series specification update.\" http:\/\/download.intel.com\/design\/processor\/specupdt\/320836.pdf May 2011.  I. Corporation \"Intel Core i7-900 desktop processor extreme edition series and Intel Core i7-900 desktop processor series specification update.\" http:\/\/download.intel.com\/design\/processor\/specupdt\/320836.pdf May 2011."},{"key":"e_1_3_2_1_21_1","volume-title":"Jan.","author":"Family Intel Xeon","year":"2014","unstructured":"Intel Xeon Processor E5 Family : Specification Update , Jan. 2014 . Intel Xeon Processor E5 Family: Specification Update, Jan. 2014."},{"key":"e_1_3_2_1_22_1","unstructured":"AMD I\/O Virtualization Technology (IOMMU) Specification Revision 2.00 Mar. 2011. AMD I\/O Virtualization Technology (IOMMU) Specification Revision 2.00 Mar. 2011."},{"key":"e_1_3_2_1_23_1","unstructured":"Intel Virtualization Technology for Directed I\/O Revision 2.3 Oct. 2014. Intel Virtualization Technology for Directed I\/O Revision 2.3 Oct. 2014."},{"key":"e_1_3_2_1_24_1","volume-title":"SMMU architecture version 2.0","author":"System Memory Management Unit ARM","year":"2012","unstructured":"ARM System Memory Management Unit Architecture Specification , SMMU architecture version 2.0 , 2012 -2013. ARM System Memory Management Unit Architecture Specification, SMMU architecture version 2.0, 2012-2013."},{"key":"e_1_3_2_1_25_1","first-page":"25","article-title":"Power8","author":"Stuecheli J.","year":"2013","unstructured":"J. Stuecheli , \" Power8 ,\" in Hot Chips 25 , 2013 . J. Stuecheli, \"Power8,\" in Hot Chips 25, 2013.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/168619.168635"},{"key":"e_1_3_2_1_27_1","volume-title":"The protection of information in computer systems,\" Proc. of the IEEE","author":"Saltzer J.","year":"1975","unstructured":"J. Saltzer and M. Schroeder , \" The protection of information in computer systems,\" Proc. of the IEEE , vol. 63 , Sept 1975 . J. Saltzer and M. Schroeder, \"The protection of information in computer systems,\" Proc. of the IEEE, vol. 63, Sept 1975."},{"key":"e_1_3_2_1_28_1","unstructured":"ARM Security Technology: Building a Secure System using TrustZone Technology. ARM Security Technology: Building a Secure System using TrustZone Technology ."},{"key":"e_1_3_2_1_29_1","unstructured":"M. Gorman \"Understanding the Linux virtual memory manager \" 2004.   M. Gorman \"Understanding the Linux virtual memory manager \" 2004."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605429"},{"key":"e_1_3_2_1_32_1","volume-title":"Capability-Based Computer Systems","author":"Levy H. M.","year":"1984","unstructured":"H. M. Levy , Capability-Based Computer Systems . Digital Press , 1984 . H. M. Levy, Capability-Based Computer Systems. Digital Press, 1984."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.27"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.32"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.372360"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621215"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.641599"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485968"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"volume-title":"gem5-gpu: A heterogeneous cpu-gpu simulator,\" Computer Architecture Letters","author":"Power J.","key":"e_1_3_2_1_40_1","unstructured":"J. Power , J. Hestness , M. S. Orr , M. D. Hill , and D. A. Wood , \" gem5-gpu: A heterogeneous cpu-gpu simulator,\" Computer Architecture Letters , vol. 13 , no. 1. J. Power, J. Hestness, M. S. Orr, M. D. Hill, and D. A. Wood, \"gem5-gpu: A heterogeneous cpu-gpu simulator,\" Computer Architecture Letters, vol. 13, no. 1."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_42_1","volume-title":"Analyzing CUDA workloads using a detailed GPU simulator,\" in ISPASS","author":"Bakhoda A.","year":"2009","unstructured":"A. Bakhoda , G. L. Yuan , W. W. L. Fung , H. Wong , and T. M. Aamodt , \" Analyzing CUDA workloads using a detailed GPU simulator,\" in ISPASS , 2009 . A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, \"Analyzing CUDA workloads using a detailed GPU simulator,\" in ISPASS, 2009."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694355"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000087"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224059"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192056"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143508"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.82.0087"},{"key":"e_1_3_2_1_50_1","unstructured":"J. Greene \"Intel trusted execution technology \" Intel Technology Whitepaper 2012.  J. Greene \"Intel trusted execution technology \" Intel Technology Whitepaper 2012."}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Waikiki Hawaii","acronym":"MICRO-48"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830819","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830819","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830819"}},"subtitle":["sandboxing accelerators"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":49,"alternative-id":["10.1145\/2830772.2830819","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830819","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}