{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:29:39Z","timestamp":1780050579066,"version":"3.53.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830822","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"383-394","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["SAWS"],"prefix":"10.1145","author":[{"given":"Jiwei","family":"Liu","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"C. Cuda \"Programming guide \" NVIDIA Corporation February 2014.  C. Cuda \"Programming guide \" NVIDIA Corporation February 2014."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2220077.2220227"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451158"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063400"},{"key":"e_1_3_2_1_6_1","unstructured":"NVIDIA \"Fermi: NVIDIA's Next Generation CUDA Compute Architecture.\" http:\/\/www.nvidia.com\/content\/PDF\/fermi_white_papers\/NVIDIA_Fermi_Computer_Architecture_Whitepaper.pdf 2011.  NVIDIA \"Fermi: NVIDIA's Next Generation CUDA Compute Architecture.\" http:\/\/www.nvidia.com\/content\/PDF\/fermi_white_papers\/NVIDIA_Fermi_Computer_Architecture_Whitepaper.pdf 2011."},{"key":"e_1_3_2_1_7_1","volume-title":"Newnes","author":"Kirk D. B.","year":"2012"},{"key":"e_1_3_2_1_8_1","unstructured":"N. B. Lakshminarayana and H. Kim \"Effect of instruction fetch and memory scheduling on gpu performance \" in Workshop on Language Compiler and Architecture Support for GPGPU 2010.  N. B. Lakshminarayana and H. Kim \"Effect of instruction fetch and memory scheduling on gpu performance \" in Workshop on Language Compiler and Architecture Support for GPGPU 2010."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"e_1_3_2_1_10_1","first-page":"163","volume-title":"ISPASS 2009. IEEE International Symposium on","author":"Bakhoda A.","year":"2009"},{"key":"e_1_3_2_1_11_1","unstructured":"J. A. Stratton C. Rodrigues I.-J. Sung N. Obeid L.-W. Chang N. Anssari G. D. Liu and W.-m. W. Hwu \"Parboil: A revised benchmark suite for scientific and commercial throughput computing \" Center for Reliable and High-Performance Computing 2012.  J. A. Stratton C. Rodrigues I.-J. Sung N. Obeid L.-W. Chang N. Anssari G. D. Liu and W.-m. W. Hwu \"Parboil: A revised benchmark suite for scientific and commercial throughput computing \" Center for Reliable and High-Performance Computing 2012."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485951"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.95"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337207"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540717"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540718"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.12"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.11"},{"key":"e_1_3_2_1_20_1","first-page":"260","volume-title":"2014 IEEE 20th International Symposium on","author":"Lee M.","year":"2014"},{"key":"e_1_3_2_1_21_1","volume-title":"IEEE Press","author":"Kay O.","year":"2013"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830822","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830822"}},"subtitle":["synchronization aware GPGPU warp scheduling for multiple independent warp schedulers"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":21,"alternative-id":["10.1145\/2830772.2830822","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830822","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}