{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T17:23:30Z","timestamp":1755797010326,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830824","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"308-321","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":42,"title":["Adaptive guardband scheduling to improve system-level efficiency of the POWER7+"],"prefix":"10.1145","author":[{"given":"Yazhou","family":"Zu","sequence":"first","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles R.","family":"Lefurgy","sequence":"additional","affiliation":[{"name":"IBM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingwen","family":"Leng","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Halpern","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Floyd","sequence":"additional","affiliation":[{"name":"IBM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay Janapa","family":"Reddi","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Next generation intel\u00ae micro-architecture (nehalem) clocking architecture,\" in IEEE Symposium on VLSI Circuits (VLSIC)","author":"Kurd N.","year":"2008","unstructured":"N. Kurd , J. Douglas , P. Mosalikanti , and R. Kumar , \" Next generation intel\u00ae micro-architecture (nehalem) clocking architecture,\" in IEEE Symposium on VLSI Circuits (VLSIC) , 2008 . N. Kurd, J. Douglas, P. Mosalikanti, and R. Kumar, \"Next generation intel\u00ae micro-architecture (nehalem) clocking architecture,\" in IEEE Symposium on VLSI Circuits (VLSIC), 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/2155620.2155622"},{"key":"e_1_3_2_1_3_1","volume-title":"A 22nm dynamically adaptive clock distribution for voltage droop tolerance,\" in IEEE Symposium on VLSI Circuits (VLSIC)","author":"Bowman K. A.","year":"2012","unstructured":"K. A. Bowman , C. Tokunaga , T. Karnik , V. K. De , and J. W. Tschanz , \" A 22nm dynamically adaptive clock distribution for voltage droop tolerance,\" in IEEE Symposium on VLSI Circuits (VLSIC) , 2012 . K. A. Bowman, C. Tokunaga, T. Karnik, V. K. De, and J. W. Tschanz, \"A 22nm dynamically adaptive clock distribution for voltage droop tolerance,\" in IEEE Symposium on VLSI Circuits (VLSIC), 2012."},{"key":"e_1_3_2_1_4_1","volume-title":"Adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessor,\" in International Solid-State Circuits Conference (ISSCC)","author":"Grenat A.","year":"2014","unstructured":"A. Grenat , S. Pant , R. Rachala , and S. Naffziger , \" Adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessor,\" in International Solid-State Circuits Conference (ISSCC) , 2014 . A. Grenat, S. Pant, R. Rachala, and S. Naffziger, \"Adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessor,\" in International Solid-State Circuits Conference (ISSCC), 2014."},{"key":"e_1_3_2_1_5_1","volume-title":"Khellah et al., \"A graphics execution core in 22nm cmos featuring adaptive clocking, selective boosting and state-retentive sleep,\" in International Solid-State Circuits Conference (ISSCC)","author":"Tokunaga C.","year":"2014","unstructured":"C. Tokunaga , J. F. Ryan , C. Augustine , J. P. Kulkarni , Y.-C. Shih , S. T. Kim , R. Jain , K. Bowman , A. Raychowdhury , M. M. Khellah et al., \"A graphics execution core in 22nm cmos featuring adaptive clocking, selective boosting and state-retentive sleep,\" in International Solid-State Circuits Conference (ISSCC) , 2014 . C. Tokunaga, J. F. Ryan, C. Augustine, J. P. Kulkarni, Y.-C. Shih, S. T. Kim, R. Jain, K. Bowman, A. Raychowdhury, M. M. Khellah et al., \"A graphics execution core in 22nm cmos featuring adaptive clocking, selective boosting and state-retentive sleep,\" in International Solid-State Circuits Conference (ISSCC), 2014."},{"key":"e_1_3_2_1_6_1","volume-title":"A 16nm auto-calibrating dynamically adaptive clock distribution for maximizing supply-voltage-droop tolerance across a wide operating range,\" in International Solid-State Circuits Conference (ISSCC)","author":"Bowman K.","year":"2015","unstructured":"K. Bowman , S. Raina , T. Bridges , D. Yingling , H. Nguyen , B. Appel , Y. Kolla , J. Jeong , F. Atallah , and D. Hansquine , \" A 16nm auto-calibrating dynamically adaptive clock distribution for maximizing supply-voltage-droop tolerance across a wide operating range,\" in International Solid-State Circuits Conference (ISSCC) , 2015 . K. Bowman, S. Raina, T. Bridges, D. Yingling, H. Nguyen, B. Appel, Y. Kolla, J. Jeong, F. Atallah, and D. Hansquine, \"A 16nm auto-calibrating dynamically adaptive clock distribution for maximizing supply-voltage-droop tolerance across a wide operating range,\" in International Solid-State Circuits Conference (ISSCC), 2015."},{"key":"e_1_3_2_1_7_1","volume-title":"A 90nm variable-frequency clock system for a power-managed itanium\u00ae-family processor,\" in International Solid-State Circuits Conference (ISSCC)","author":"Fischer T.","year":"2005","unstructured":"T. Fischer , F. Anderson , B. Patella , and S. Naffziger , \" A 90nm variable-frequency clock system for a power-managed itanium\u00ae-family processor,\" in International Solid-State Circuits Conference (ISSCC) , 2005 . T. Fischer, F. Anderson, B. Patella, and S. Naffziger, \"A 90nm variable-frequency clock system for a power-managed itanium\u00ae-family processor,\" in International Solid-State Circuits Conference (ISSCC), 2005."},{"key":"e_1_3_2_1_8_1","volume-title":"Lam et al., \"Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging,\" in International Solid-State Circuits Conference (ISSCC)","author":"Tschanz J.","year":"2007","unstructured":"J. Tschanz , N. S. Kim , S. Dighe , J. Howard , G. Ruhl , S. Vangal , S. Narendra , Y. Hoskote , H. Wilson , C. Lam et al., \"Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging,\" in International Solid-State Circuits Conference (ISSCC) , 2007 . J. Tschanz, N. S. Kim, S. Dighe, J. Howard, G. Ruhl, S. Vangal, S. Narendra, Y. Hoskote, H. Wilson, C. Lam et al., \"Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging,\" in International Solid-State Circuits Conference (ISSCC), 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/IISWC.2012.6402916"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1147\/JRD.2013.2279597"},{"key":"e_1_3_2_1_11_1","volume-title":"A 45nm soi embedded dram macro for power7 32mb on-chip l3 cache.\" in International Solid-State Circuits Conference (ISSCC)","author":"Barth J.","year":"2010","unstructured":"J. Barth , D. Plass , E. Nelson , C. Hwang , G. Fredeman , M. Sperling , A. Mathews , W. R. Reohr , K. Nair , and N. Cao , \" A 45nm soi embedded dram macro for power7 32mb on-chip l3 cache.\" in International Solid-State Circuits Conference (ISSCC) , 2010 . J. Barth, D. Plass, E. Nelson, C. Hwang, G. Fredeman, M. Sperling, A. Mathews, W. R. Reohr, K. Nair, and N. Cao, \"A 45nm soi embedded dram macro for power7 32mb on-chip l3 cache.\" in International Solid-State Circuits Conference (ISSCC), 2010."},{"doi-asserted-by":"crossref","unstructured":"N. James P. Restle J. Friedrich B. Huott and B. McCredie \"Comparison of split-versus connected-core supplies in the power6 microprocessor \" in International Solid-State Circuits Conference (ISSCC) 2007.  N. James P. Restle J. Friedrich B. Huott and B. McCredie \"Comparison of split-versus connected-core supplies in the power6 microprocessor \" in International Solid-State Circuits Conference (ISSCC) 2007.","key":"e_1_3_2_1_12_1","DOI":"10.1109\/ISSCC.2007.373412"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1147\/JRD.2013.2279598"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/MM.2013.52"},{"key":"e_1_3_2_1_15_1","volume-title":"A distributed critical-path timing monitor for a 65nm high-performance microprocessor,\" in International Solid-State Circuits Conference (ISSCC)","author":"Drake A.","year":"2008","unstructured":"A. Drake , R. Senger , H. Deogun , G. Carpenter , S. Ghiasi , T. Nguyen , N. James , M. Floyd , and V. Pokala , \" A distributed critical-path timing monitor for a 65nm high-performance microprocessor,\" in International Solid-State Circuits Conference (ISSCC) , 2008 . A. Drake, R. Senger, H. Deogun, G. Carpenter, S. Ghiasi, T. Nguyen, N. James, M. Floyd, and V. Pokala, \"A distributed critical-path timing monitor for a 65nm high-performance microprocessor,\" in International Solid-State Circuits Conference (ISSCC), 2008."},{"key":"e_1_3_2_1_16_1","volume-title":"2013 IEEE International Symposium on. IEEE","author":"Drake A. J.","year":"2013","unstructured":"A. J. Drake , M. S. Floyd , R. L. Willaman , D. J. Hathaway , J. Hernandez , C. Soja , M. D. Tiner , G. D. Carpenter , and R. M. Senger , \" Single-cycle, pulse-shaped critical path monitor in the power7+ microprocessor,\" in Low Power Electronics and Design (ISLPED) , 2013 IEEE International Symposium on. IEEE , 2013 . A. J. Drake, M. S. Floyd, R. L. Willaman, D. J. Hathaway, J. Hernandez, C. Soja, M. D. Tiner, G. D. Carpenter, and R. M. Senger, \"Single-cycle, pulse-shaped critical path monitor in the power7+ microprocessor,\" in Low Power Electronics and Design (ISLPED), 2013 IEEE International Symposium on. IEEE, 2013."},{"key":"e_1_3_2_1_17_1","volume-title":"Muench et al., \"A dpll-based per core variable frequency clock generator for an eight-core power7 microprocessor,\" in Symposium on VLSI Circuit Digest of Tech Papers","author":"Tierno J.","year":"2010","unstructured":"J. Tierno , A. Rylyakov , D. Friedman , A. Chen , A. Ciesla , T. Diemoz , G. English , D. Hui , K. Jenkins , P. Muench et al., \"A dpll-based per core variable frequency clock generator for an eight-core power7 microprocessor,\" in Symposium on VLSI Circuit Digest of Tech Papers , 2010 . J. Tierno, A. Rylyakov, D. Friedman, A. Chen, A. Ciesla, T. Diemoz, G. English, D. Hui, K. Jenkins, P. Muench et al., \"A dpll-based per core variable frequency clock generator for an eight-core power7 microprocessor,\" in Symposium on VLSI Circuit Digest of Tech Papers, 2010."},{"key":"e_1_3_2_1_18_1","volume-title":"Voltage emergency prediction: Using signatures to reduce operating margins,\" in Proceedings of the International Symposium on High Performance Computer Architecture(HPCA)","author":"Reddi V. J.","year":"2009","unstructured":"V. J. Reddi , M. S. Gupta , G. Holloway , G.-Y. Wei , M. D. Smith , and D. Brooks , \" Voltage emergency prediction: Using signatures to reduce operating margins,\" in Proceedings of the International Symposium on High Performance Computer Architecture(HPCA) , 2009 . V. J. Reddi, M. S. Gupta, G. Holloway, G.-Y. Wei, M. D. Smith, and D. Brooks, \"Voltage emergency prediction: Using signatures to reduce operating margins,\" in Proceedings of the International Symposium on High Performance Computer Architecture(HPCA), 2009."},{"key":"e_1_3_2_1_19_1","volume-title":"Decor: A delayed commit and rollback mechanism for handling inductive noise in processors,\" in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)","author":"Gupta M. S.","year":"2008","unstructured":"M. S. Gupta , K. K. Rangan , M. D. Smith , G.-Y. Wei , and D. Brooks , \" Decor: A delayed commit and rollback mechanism for handling inductive noise in processors,\" in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA) , 2008 . M. S. Gupta, K. K. Rangan, M. D. Smith, G.-Y. Wei, and D. Brooks, \"Decor: A delayed commit and rollback mechanism for handling inductive noise in processors,\" in Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/859618.859628"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/MICRO.2010.35"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1109\/MICRO.2014.12"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/1454115.1454128"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_25_1","volume-title":"Parsec vs. splash-2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors,\" in Proceedings of the International Symposium on Workload Characterization (IISWC)","author":"Bienia C.","year":"2008","unstructured":"C. Bienia , S. Kumar , and K. Li , \" Parsec vs. splash-2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors,\" in Proceedings of the International Symposium on Workload Characterization (IISWC) , 2008 . C. Bienia, S. Kumar, and K. Li, \"Parsec vs. splash-2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors,\" in Proceedings of the International Symposium on Workload Characterization (IISWC), 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1109\/MC.2007.443"},{"key":"e_1_3_2_1_27_1","volume-title":"Runtime power monitoring in high-end processors: Methodology and empirical data,\" in Proceedings of the International Symposium on Microarchitecture (MICRO)","author":"Isci C.","year":"2003","unstructured":"C. Isci and M. Martonosi , \" Runtime power monitoring in high-end processors: Methodology and empirical data,\" in Proceedings of the International Symposium on Microarchitecture (MICRO) , 2003 . C. Isci and M. Martonosi, \"Runtime power monitoring in high-end processors: Methodology and empirical data,\" in Proceedings of the International Symposium on Microarchitecture (MICRO), 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1109\/MICRO.2012.29"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1109\/MM.2011.29"},{"key":"e_1_3_2_1_30_1","volume-title":"Automation and Test in Europe (DATE)","author":"Gupta M. S.","year":"2007","unstructured":"M. S. Gupta , J. L. Oatley , R. Joseph , G.-Y. Wei , and D. M. Brooks , \" Understanding voltage variations in chip multiprocessors using a distributed power-delivery network,\" in Proceedings of the Conference on Design , Automation and Test in Europe (DATE) , 2007 . M. S. Gupta, J. L. Oatley, R. Joseph, G.-Y. Wei, and D. M. Brooks, \"Understanding voltage variations in chip multiprocessors using a distributed power-delivery network,\" in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), 2007."},{"key":"e_1_3_2_1_31_1","volume-title":"Vrsync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors,\" in Proceedings of the International Symposium on Computer Architecture (ISCA)","author":"Miller T.","year":"2012","unstructured":"T. Miller , R. Thomas , X. Pan , and R. Teodorescu , \" Vrsync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors,\" in Proceedings of the International Symposium on Computer Architecture (ISCA) , 2012 . T. Miller, R. Thomas, X. Pan, and R. Teodorescu, \"Vrsync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors,\" in Proceedings of the International Symposium on Computer Architecture (ISCA), 2012."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1109\/MICRO.2012.28"},{"unstructured":"P. U. Murthy \"Overview of the current approaches to enhance the linux scheduler \" in Linux Foundation Collaboration Summit 2013.  P. U. Murthy \"Overview of the current approaches to enhance the linux scheduler \" in Linux Foundation Collaboration Summit 2013.","key":"e_1_3_2_1_33_1"},{"key":"e_1_3_2_1_34_1","volume-title":"Towards energy proportionality for large-scale latency-critical workloads,\" in Proceeding of the International Symposium on Computer Architecuture (ISCA)","author":"Lo D.","year":"2014","unstructured":"D. Lo , L. Cheng , R. Govindaraju , L. A. Barroso , and C. Kozyrakis , \" Towards energy proportionality for large-scale latency-critical workloads,\" in Proceeding of the International Symposium on Computer Architecuture (ISCA) , 2014 . D. Lo, L. Cheng, R. Govindaraju, L. A. Barroso, and C. Kozyrakis, \"Towards energy proportionality for large-scale latency-critical workloads,\" in Proceeding of the International Symposium on Computer Architecuture (ISCA), 2014."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1145\/2592798.2592821"},{"unstructured":"\"Spec cpu 2006.\" {Online}. Available: https:\/\/www.spec.org\/cpu2006\/  \"Spec cpu 2006.\" {Online}. Available: https:\/\/www.spec.org\/cpu2006\/","key":"e_1_3_2_1_36_1"},{"key":"e_1_3_2_1_37_1","volume-title":"Clearing the clouds,\" in Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Ferdman M.","year":"2012","unstructured":"M. Ferdman , A. Adileh , O. Kocberber , S. Volos , M. Alisafaee , D. Jevdjic , C. Kaynak , A. D. Popescu , A. Ailamaki , and B. Falsafi , \" Clearing the clouds,\" in Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , 2012 . M. Ferdman, A. Adileh, O. Kocberber, S. Volos, M. Alisafaee, D. Jevdjic, C. Kaynak, A. D. Popescu, A. Ailamaki, and B. Falsafi, \"Clearing the clouds,\" in Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2012."},{"key":"e_1_3_2_1_38_1","volume-title":"Flautner et al., \"Razor: A low-power pipeline based on circuit-level timing speculation,\" in Proceedings of the International Symposium on Microarchitecture (MICRO)","author":"Ernst D.","year":"2003","unstructured":"D. Ernst , N. S. Kim , S. Das , S. Pant , R. Rao , T. Pham , C. Ziesler , D. Blaauw , T. Austin , K. Flautner et al., \"Razor: A low-power pipeline based on circuit-level timing speculation,\" in Proceedings of the International Symposium on Microarchitecture (MICRO) , 2003 . D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner et al., \"Razor: A low-power pipeline based on circuit-level timing speculation,\" in Proceedings of the International Symposium on Microarchitecture (MICRO), 2003."},{"key":"e_1_3_2_1_39_1","volume-title":"Razor ii: in situ error detection and correction for pvt and ser tolerance","author":"Blaauw D.","year":"2008","unstructured":"D. Blaauw , S. Kalaiselvan , K. Lai , W.-H. Ma , S. Pant , C. Tokunaga , S. Das , and D. Bull , \" Razor ii: in situ error detection and correction for pvt and ser tolerance ,\" 2008 . D. Blaauw, S. Kalaiselvan, K. Lai, W.-H. Ma, S. Pant, C. Tokunaga, S. Das, and D. Bull, \"Razor ii: in situ error detection and correction for pvt and ser tolerance,\" 2008."},{"key":"e_1_3_2_1_40_1","volume-title":"Microarchitectural simulation and control of di\/dt-induced power supply voltage variation,\" in Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA)","author":"Grochowski E.","year":"2002","unstructured":"E. Grochowski , D. Ayers , and V. Tiwari , \" Microarchitectural simulation and control of di\/dt-induced power supply voltage variation,\" in Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA) , 2002 . E. Grochowski, D. Ayers, and V. Tiwari, \"Microarchitectural simulation and control of di\/dt-induced power supply voltage variation,\" in Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), 2002."},{"key":"e_1_3_2_1_41_1","volume-title":"Automation and Test in Europe (DATE)","author":"Gupta M. S.","year":"2009","unstructured":"M. S. Gupta , V. J. Reddi , G. Holloway , G.-Y. Wei , and D. M. Brooks , \" An event-guided approach to reducing voltage noise in processors,\" in Proceedings of the Conference on Design , Automation and Test in Europe (DATE) , 2009 . M. S. Gupta, V. J. Reddi, G. Holloway, G.-Y. Wei, and D. M. Brooks, \"An event-guided approach to reducing voltage noise in processors,\" in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), 2009."},{"key":"e_1_3_2_1_42_1","volume-title":"Architecture implications of pads as a scarce resource,\" in Proceedings of the International Symposium on Computer Architecture (ISCA)","author":"Zhang R.","year":"2014","unstructured":"R. Zhang , K. Wang , B. H. Meyer , M. R. Stan , and K. Skadron , \" Architecture implications of pads as a scarce resource,\" in Proceedings of the International Symposium on Computer Architecture (ISCA) , 2014 . R. Zhang, K. Wang, B. H. Meyer, M. R. Stan, and K. Skadron, \"Architecture implications of pads as a scarce resource,\" in Proceedings of the International Symposium on Computer Architecture (ISCA), 2014."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_43_1","DOI":"10.1145\/1839667.1839674"}],"event":{"sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"acronym":"MICRO-48","name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830824","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830824"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":43,"alternative-id":["10.1145\/2830772.2830824","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830824","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}