{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:48:42Z","timestamp":1780674522381,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,12,5]],"date-time":"2016-12-05T00:00:00Z","timestamp":1480896000000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1217102"],"award-info":[{"award-number":["CNS-1217102"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-12-2-0019"],"award-info":[{"award-number":["HR0011-12-2-0019"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830825","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T08:38:13Z","timestamp":1452501493000},"page":"623-634","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["vCache"],"prefix":"10.1145","author":[{"given":"Daehoon","family":"Kim","sequence":"first","affiliation":[{"name":"University of Illinois, Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hwanju","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Cambridge"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Illinois, Urbana-Champaign"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaehyuk","family":"Huh","sequence":"additional","affiliation":[{"name":"KAIST"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"R. P. Goldberg \"Survey of virtual machine research \" IEEE Computer 1974. 10.1109\/MC.1974.6323581","DOI":"10.1109\/MC.1974.6323581"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1515984.1516011"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816010"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755938"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2009.78"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2031978.2032068"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2002181.2002184"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1924943.1924974"},{"key":"e_1_3_2_1_9_1","unstructured":"\"Intel\u00aeXeon\u00aeProcessor E3-1220.\" {Online}. Available: http:\/\/ark.intel.com\/products\/52269."},{"key":"e_1_3_2_1_10_1","unstructured":"\"Intel\u00aeXeon\u00aeProcessor E5-2699 v3.\" {Online}. Available: http:\/\/ark.intel.com\/products\/81061."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325161"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237195"},{"key":"e_1_3_2_1_14_1","volume-title":"Dynamic page mapping policies for cache conflict resolution on standard hardware,\" in Proceedings of the 1st Symposium Operating Systems Design and Implementation","author":"Romer T.","year":"1994","unstructured":"T. Romer, D. Lee, B. N. Bershad, and J. B. Chen, \"Dynamic page mapping policies for cache conflict resolution on standard hardware,\" in Proceedings of the 1st Symposium Operating Systems Design and Implementation, 1994."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"e_1_3_2_1_16_1","volume-title":"Managing shared L2 caches on multicore systems in software,\" in Proceedings of Workshop on the Interaction between Operating Systems and Computer Architecture","author":"Tam D.","year":"2007","unstructured":"D. Tam, R. Azimi, L. Soares, and M. Stumm, \"Managing shared L2 caches on multicore systems in software,\" in Proceedings of Workshop on the Interaction between Operating Systems and Computer Architecture, 2007."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771796"},{"key":"e_1_3_2_1_18_1","volume-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems,\" in Proceedings of 14th International Symposium on High Performance Computer Architecture","author":"Lin J.","year":"2008","unstructured":"J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, \"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems,\" in Proceedings of 14th International Symposium on High Performance Computer Architecture, 2008."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"M. Awasthi K. Sudan R. Balasubramonian and J. Carter \"Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches \" in Proceedings of the 15th International Symposium on High Performance Computer Architecture 2009.","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941568"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266672"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","unstructured":"C. A. Waldspurger \"Memory resource management in VMware ESX server \" in Proceedings of the 5th Symposium on Operating Systems Design and Implementation 2002. 10.1145\/1060289.1060307","DOI":"10.1145\/1060289.1060307"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2038916.2038938"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_26_1","unstructured":"\"vSphere.\" {Online}. Available: http:\/\/www.vmware.com\/products\/vsphere."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/1251203.1251223"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945462"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_30_1","volume-title":"An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel\u00ae Xeon\u00ae Processor E5 Family,\" IEEE Journal of Solid-State Circuits","author":"Huang M.","year":"2013","unstructured":"M. Huang, M. Mehalel, R. Arvapalli, and S. He, \"An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel\u00ae Xeon\u00ae Processor E5 Family,\" IEEE Journal of Solid-State Circuits, 2013."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876484"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.15"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_35_1","author":"Wilton S. J.","year":"1996","unstructured":"S. J. Wilton and N. P. Jouppi, \"CACTI: An enhanced cache access and cycle time model,\" IEEE Journal of Solid-State Circuits, 1996.","journal-title":"\"CACTI: An enhanced cache access and cycle time model,\" IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485949"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830825","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830825","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:29:33Z","timestamp":1763458173000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830825"}},"subtitle":["architectural support for transparent and isolated virtual LLCs in virtualized environments"],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":37,"alternative-id":["10.1145\/2830772.2830825","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830825","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}