{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T14:28:35Z","timestamp":1780496915045,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":50,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1302682"],"award-info":[{"award-number":["CCF-1302682"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830826","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"281-293","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":33,"title":["The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU"],"prefix":"10.1145","author":[{"given":"Rajib","family":"Nath","sequence":"first","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dean","family":"Tullsen","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Solid-State Circuits Conf.","author":"Macken P.","year":"1990"},{"key":"e_1_3_2_1_2_1","unstructured":"D. Snowdon S. Ruocco and G. Heiser \"Power management and dynamic voltage scaling: Myths and facts \" in Power Aware Real-time Computing 2005.  D. Snowdon S. Ruocco and G. Heiser \"Power management and dynamic voltage scaling: Myths and facts \" in Power Aware Real-time Computing 2005."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333727"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950392"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.12"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488874"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.21"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"e_1_3_2_1_11_1","unstructured":"D. Brooks and M. Martonosi \"Dynamic thermal management for highperformance microprocessors \" in High-Performance Computer Architecture (HPCA) 2001.   D. Brooks and M. Martonosi \"Dynamic thermal management for highperformance microprocessors \" in High-Performance Computer Architecture (HPCA) 2001."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_3_2_1_13_1","unstructured":"D. Ernst N. Kim S. Das S. Lee D. Blaauw T. Austin T. Mudge and K. Flautner \"Razor: A low-power pipeline based on circuit-level timing speculation \" in International Symposium on Microarchitecture (MICRO) 2003.   D. Ernst N. Kim S. Das S. Lee D. Blaauw T. Austin T. Mudge and K. Flautner \"Razor: A low-power pipeline based on circuit-level timing speculation \" in International Symposium on Microarchitecture (MICRO) 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.23"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Y. Abe H. Sasaki S. Kato K. Inoue M. Edahiro and M. Peres \"Power and performance analysis of gpu-accelerated systems \" in Proceedings of the USENIX conference on Power-Aware Computing and Systems (HotPower) 2012.   Y. Abe H. Sasaki S. Kato K. Inoue M. Edahiro and M. Peres \"Power and performance analysis of gpu-accelerated systems \" in Proceedings of the USENIX conference on Power-Aware Computing and Systems (HotPower) 2012.","DOI":"10.1109\/IISWC.2013.6704675"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2525526.2525852"},{"key":"e_1_3_2_1_17_1","unstructured":"\"Nvidia gpu boost \"  \"Nvidia gpu boost \""},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"e_1_3_2_1_19_1","unstructured":"K. Choi R. Soma and M. Pedram \"Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times \" in DATE 2004.   K. Choi R. Soma and M. Pedram \"Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times \" in DATE 2004."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077657"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183426"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454151"},{"key":"e_1_3_2_1_23_1","unstructured":"J. Carter H. Hanson K. Rajamani F. Rawson T. Rosedahl and M. Ware \"Dynamic voltage and frequency scaling (dvfs) control for simultaneous multi-threading (smt) processors \" 2011.  J. Carter H. Hanson K. Rajamani F. Rawson T. Rosedahl and M. Ware \"Dynamic voltage and frequency scaling (dvfs) control for simultaneous multi-threading (smt) processors \" 2011."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283825"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787336"},{"key":"e_1_3_2_1_26_1","unstructured":"C. Hughes J. Srinivasan and S. Adve \"Saving energy with architectural and frequency adaptations for multimedia applications \" in MICRO 2001.   C. Hughes J. Srinivasan and S. Adve \"Saving energy with architectural and frequency adaptations for multimedia applications \" in MICRO 2001."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084864"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289945"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.93"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581668"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2005.23"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.65"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.23"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787338"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008553"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"A. Bakhoda G. Yuan W. Fung H. Wong and T. Aamodt \"Analyzing cuda workloads using a detailed gpu simulator \" in IEEE ISPASS 2009.  A. Bakhoda G. Yuan W. Fung H. Wong and T. Aamodt \"Analyzing cuda workloads using a detailed gpu simulator \" in IEEE ISPASS 2009.","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"e_1_3_2_1_39_1","author":"Dao T. T.","year":"2014","journal-title":"\"A performance model for gpus with caches,\" in IEEE Transactions on Parallel and Distributed Systems"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815998"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555775"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.73"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593208"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.16"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"J. Issa and S. Figueira \"A performance estimation model for gpu-based systems \" in 2nd International Conference on Advances in Computational Tools for Engineering Applications (ACTEA) 2012.  J. Issa and S. Figueira \"A performance estimation model for gpu-based systems \" in 2nd International Conference on Advances in Computational Tools for Engineering Applications (ACTEA) 2012.","DOI":"10.1109\/ICTEA.2012.6462883"},{"key":"e_1_3_2_1_46_1","unstructured":"W. Kim M. Gupta G. Y. Wei and D. Brooks \"System level analysis of fast per-core dvfs using on-chip switching regulators \" in High-Performance Computer Architecture (HPCA) 2008.  W. Kim M. Gupta G. Y. Wei and D. Brooks \"System level analysis of fast per-core dvfs using on-chip switching regulators \" in High-Performance Computer Architecture (HPCA) 2008."},{"key":"e_1_3_2_1_47_1","author":"Clark L.","year":"2001","journal-title":"\"An embedded 32-b microprocessor core for low-power and high-performance applications,\" in IEEE Journal Of Solid-State Circuits"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","unstructured":"T. Fischer J. Desai B. Doyle S. Naffziger and B. Patella \"A 90-nm variable frequency clock system for a power-managed itanium architecture processor \" in IEEE Journal Of Solid-State Circuits 2006.  T. Fischer J. Desai B. Doyle S. Naffziger and B. Patella \"A 90-nm variable frequency clock system for a power-managed itanium architecture processor \" in IEEE Journal Of Solid-State Circuits 2006.","DOI":"10.1109\/JSSC.2005.859879"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"J. Lucas S. Lal M. Andersch M. A. Mesa and B. Juurlink \"How a single chip causes massive power bills gpusimpow: A gpgpu power simulator \" in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software 2013.  J. Lucas S. Lal M. Andersch M. A. Mesa and B. Juurlink \"How a single chip causes massive power bills gpusimpow: A gpgpu power simulator \" in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software 2013.","DOI":"10.1109\/ISPASS.2013.6557150"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360148"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830826","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830826","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830826"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":50,"alternative-id":["10.1145\/2830772.2830826","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830826","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}