{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:45:50Z","timestamp":1781837150170,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Ministry of Science and Technology of Taiwan","award":["MOST-103-2220-E-002-005, MOST-104-2220-E-002-005"],"award-info":[{"award-number":["MOST-103-2220-E-002-005, MOST-104-2220-E-002-005"]}]},{"name":"National Taiwan University","award":["104R890822"],"award-info":[{"award-number":["104R890822"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830827","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"255-266","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":39,"title":["Improving DRAM latency with dynamic asymmetric subarray"],"prefix":"10.1145","author":[{"given":"Shih-Lien","family":"Lu","sequence":"first","affiliation":[{"name":"Intel Corp., Hillsboro, Oregon"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying-Chen","family":"Lin","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan ROC"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chia-Lin","family":"Yang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan ROC"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Solid-State Circuits Conf.","author":"Oh T.-Y.","year":"2014"},{"key":"e_1_3_2_1_2_1","unstructured":"R. D. Williams T. Sze D. Huang S. Pannala and C. Fang \"Server memory road map \" 2012. http:\/\/www.jedec.org\/sites\/default\/files\/Ricki_Dee_Williams-Final_0.pdf.  R. D. Williams T. Sze D. Huang S. Pannala and C. Fang \"Server memory road map \" 2012. http:\/\/www.jedec.org\/sites\/default\/files\/Ricki_Dee_Williams-Final_0.pdf."},{"key":"e_1_3_2_1_3_1","unstructured":"Micron \"RLDRAM 2 SIO \" 2004. http:\/\/www.micron.com\/-\/media\/documents\/products\/data%20sheet\/dram\/576mb_rldram_2_sio.pdf.  Micron \"RLDRAM 2 SIO \" 2004. http:\/\/www.micron.com\/-\/media\/documents\/products\/data%20sheet\/dram\/576mb_rldram_2_sio.pdf."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"T. Takahashi T. Sekiguchi R. Takemura S. Narui H. Fujisawa S. Miyatake M. Morino K. Arai S. Yamada S. Shukuri M. Nakamura Y. Tadaki K. Kajigaya K. Kimura and B. Kiyoo Itoh \"A multigigabit dram technology with 6f2 open-bitline cell distributed overdriven sensing and stacked-ash fuse \" IEEE JSSCC Nov 2001.  T. Takahashi T. Sekiguchi R. Takemura S. Narui H. Fujisawa S. Miyatake M. Morino K. Arai S. Yamada S. Shukuri M. Nakamura Y. Tadaki K. Kajigaya K. Kimura and B. Kiyoo Itoh \"A multigigabit dram technology with 6f2 open-bitline cell distributed overdriven sensing and stacked-ash fuse \" IEEE JSSCC Nov 2001.","DOI":"10.1109\/4.962294"},{"key":"e_1_3_2_1_9_1","unstructured":"Y. Sato T. Suzuki T. Aikawa S. Fujioka W. Fujieda H. Kobayashi H. Ikeda T. Nagasawa A. Funyu Y. Fuji K. Kawasaki M. Yamazaki and M. Taguchi \"Fast cycle ram (fcram); a 20-ns random row access pipe-lined operating dram \" in Proceedings of the Symp. on VLSI Circuits 1998.  Y. Sato T. Suzuki T. Aikawa S. Fujioka W. Fujieda H. Kobayashi H. Ikeda T. Nagasawa A. Funyu Y. Fuji K. Kawasaki M. Yamazaki and M. Taguchi \"Fast cycle ram (fcram); a 20-ns random row access pipe-lined operating dram \" in Proceedings of the Symp. on VLSI Circuits 1998."},{"key":"e_1_3_2_1_10_1","unstructured":"J. T. Pawlowski \"Hybrid memory cube (HMC) \" in Hotchips 2011. http:\/\/www.hotchips.org\/wp-content\/uploads\/hc_archives\/hc23\/HC23.18.3-memoryFPGA\/HC23.18.320-HybridCube-Pawlowski-Micron.pdf.  J. T. Pawlowski \"Hybrid memory cube (HMC) \" in Hotchips 2011 . http:\/\/www.hotchips.org\/wp-content\/uploads\/hc_archives\/hc23\/HC23.18.3-memoryFPGA\/HC23.18.320-HybridCube-Pawlowski-Micron.pdf."},{"key":"e_1_3_2_1_11_1","first-page":"1","author":"Schloesser T.","year":"2008","journal-title":"\"6f2 buried wordline dram cell for 40nm and beyond,\" in Proceedings of IEDM"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"A. Kotabe Y. Yanagawa R. Takemura T. Sekiguchi and B. Kiyoo Itoh \"Asymmetric cross-coupled sense amplifier for small-sized 0.5-v gigabit-dram arrays \" in Proceedings of the Asian Solid State Circuits Conference (A-SSCC) 2010.  A. Kotabe Y. Yanagawa R. Takemura T. Sekiguchi and B. Kiyoo Itoh \"Asymmetric cross-coupled sense amplifier for small-sized 0.5-v gigabit-dram arrays \" in Proceedings of the Asian Solid State Circuits Conference (A-SSCC) 2010.","DOI":"10.1109\/ASSCC.2010.5716641"},{"key":"e_1_3_2_1_13_1","volume-title":"Elec. Devices Meeting","author":"Schloesser T.","year":"2008"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"e_1_3_2_1_15_1","unstructured":"A. Jaleel \"Memory characterization of workloads using instrumentation-driven simulation \" 2010. http:\/\/www.glue.umd.edu\/ajaleel\/workload.  A. Jaleel \"Memory characterization of workloads using instrumentation-driven simulation \" 2010. http:\/\/www.glue.umd.edu\/ajaleel\/workload."},{"key":"e_1_3_2_1_16_1","unstructured":"Samsung \"2Gb D-die DDR3 SDRAM \" 2011. http:\/\/www.samsung.com\/global\/business\/semiconductor\/file\/2011\/product\/2011\/8\/29\/729200ds_k4b2gxx46d_rev113.pdf.  Samsung \"2Gb D-die DDR3 SDRAM \" 2011. http:\/\/www.samsung.com\/global\/business\/semiconductor\/file\/2011\/product\/2011\/8\/29\/729200ds_k4b2gxx46d_rev113.pdf."},{"key":"e_1_3_2_1_17_1","unstructured":"Renesas \"1.1G-BIT Low Latency DRAM-III \" 2013. http:\/\/documentation.renesas.com\/doc\/products\/memory\/r10ds0012ej0200_memory.pdf.  Renesas \"1.1G-BIT Low Latency DRAM-III \" 2013. http:\/\/documentation.renesas.com\/doc\/products\/memory\/r10ds0012ej0200_memory.pdf."},{"key":"e_1_3_2_1_18_1","unstructured":"Micron \"2gb: x4 x8 x16 ddr2 sdram \" 2006. http:\/\/www.micron.com\/-\/media\/documents\/products\/data%20sheet\/dram\/ddr2\/2gb_ddr2.pdf.  Micron \"2gb: x4 x8 x16 ddr2 sdram \" 2006. http:\/\/www.micron.com\/-\/media\/documents\/products\/data%20sheet\/dram\/ddr2\/2gb_ddr2.pdf."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Y. Kim V. Seshadri D. Lee J. Liu and O. Mutlu \"A case for exploiting subarray-level parallelism (salp) in dram \" in Proceedings of the 39th International Symposium on Computer Architecture 2012.   Y. Kim V. Seshadri D. Lee J. Liu and O. Mutlu \"A case for exploiting subarray-level parallelism (salp) in dram \" in Proceedings of the 39th International Symposium on Computer Architecture 2012.","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"e_1_3_2_1_21_1","volume-title":"Conf. on Computer Design (ICCD)","author":"Ware F.","year":"2006"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000100"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382159"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"L. Zhao R. Iyer R. Illikkal and D. Newell \"Exploring dram cache architectures for cmp server platforms \" in Proceedings of the 25th ICCD 2007.  L. Zhao R. Iyer R. Illikkal and D. Newell \"Exploring dram cache architectures for cmp server platforms \" in Proceedings of the 25th ICCD 2007.","DOI":"10.1109\/ICCD.2007.4601880"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","unstructured":"X. Jiang N. Madan L. Zhao M. Upton R. Iyer S. Makineni D. Newell D. Solihin and R. Balasubramonian \"Chop: Adaptive filter-based dram caching for cmp server platforms \" in Proceedings of the 16th High Performance Computer Architecture 2010.  X. Jiang N. Madan L. Zhao M. Upton R. Iyer S. Makineni D. Newell D. Solihin and R. Balasubramonian \"Chop: Adaptive filter-based dram caching for cmp server platforms \" in Proceedings of the 16th High Performance Computer Architecture 2010.","DOI":"10.1109\/HPCA.2010.5416642"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","location":"Waikiki Hawaii","acronym":"MICRO-48","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830827","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830827"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":29,"alternative-id":["10.1145\/2830772.2830827","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830827","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}