{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:25:19Z","timestamp":1763724319479,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,12,5]],"date-time":"2015-12-05T00:00:00Z","timestamp":1449273600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830829","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T13:38:13Z","timestamp":1452519493000},"page":"738-749","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["A fast and accurate analytical technique to compute the AVF of sequential bits in a processor"],"prefix":"10.1145","author":[{"given":"Steven","family":"Raasch","sequence":"first","affiliation":[{"name":"Intel, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Biswas","sequence":"additional","affiliation":[{"name":"Intel, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jon","family":"Stephan","sequence":"additional","affiliation":[{"name":"Intel, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Racunas","sequence":"additional","affiliation":[{"name":"Nvidia, Westford, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"Nvidia \/ MIT Westford, MA \/ Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"36th Annual International Symposium on Microarchitecture (MICRO)","author":"Mukherjee S.","year":"2003","unstructured":"S. Mukherjee , C. Weaver , J. Emer , S. Reinhardt , T. Austin , \" A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor \", 36th Annual International Symposium on Microarchitecture (MICRO) , December 2003 S. Mukherjee, C. Weaver, J. Emer, S. Reinhardt, T. Austin, \"A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor\", 36th Annual International Symposium on Microarchitecture (MICRO), December 2003"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831449"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"e_1_3_2_1_5_1","first-page":"188","volume-title":"invited paper, proceedings of the IEEE International Reliability Physics Symposium (IRPS)","author":"Seifert N.","year":"2010","unstructured":"N. Seifert , V. Ambrose , B. Gill , Q. Shi , R. Allmon , C. Recchia , S. Mukherjee , N. Nassif , J. Krause , J. Pickholtz , A. Balasubramanian , \" On the Radiation-induced Soft Error Performance of Hardened Sequential Elements in Advanced Bulk CMOS Technologies\" , invited paper, proceedings of the IEEE International Reliability Physics Symposium (IRPS) , pp. 188 -- 197 , 2010 N. Seifert, V. Ambrose, B. Gill, Q. Shi, R. Allmon, C. Recchia, S. Mukherjee, N. Nassif, J. Krause, J. Pickholtz, A. Balasubramanian, \"On the Radiation-induced Soft Error Performance of Hardened Sequential Elements in Advanced Bulk CMOS Technologies\", invited paper, proceedings of the IEEE International Reliability Physics Symposium (IRPS), pp. 188--197, 2010"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"e_1_3_2_1_7_1","volume-title":"International Conference on Dependable Systems and Networks","author":"Wang N.","year":"2004","unstructured":"N. Wang , J. Quek , T. M. Rafacz , S. Patel , \" Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline \", International Conference on Dependable Systems and Networks , June 2004 N. Wang, J. Quek, T. M. Rafacz, S. Patel, \"Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline\", International Conference on Dependable Systems and Networks, June 2004"},{"key":"e_1_3_2_1_8_1","volume-title":"Workshop on Silicon Errors in Logic - System Effects (SELSE)","author":"Dey T.","year":"2014","unstructured":"T. Dey , S. Raasch , J. Stephan , A. Biswas , \" SDC Virus : An Application for SER Model Validation \", Workshop on Silicon Errors in Logic - System Effects (SELSE) , Stanford, California , April 2014 T. Dey, S. Raasch, J. Stephan, A. Biswas, \"SDC Virus: An Application for SER Model Validation\", Workshop on Silicon Errors in Logic - System Effects (SELSE), Stanford, California, April 2014"},{"key":"e_1_3_2_1_9_1","unstructured":"http:\/\/en.wikipedia.org\/wiki\/Md5sum  http:\/\/en.wikipedia.org\/wiki\/Md5sum"},{"key":"e_1_3_2_1_10_1","volume-title":"Automation & Test in Europe (DATE)","author":"Nathan R.","year":"2014","unstructured":"R. Nathan , D. Sorin . \"Nostradamus : Low-Cost Hardware-Only Error Detection for Processor Cores.\" Design , Automation & Test in Europe (DATE) , March 2014 R. Nathan, D. Sorin. \"Nostradamus: Low-Cost Hardware-Only Error Detection for Processor Cores.\" Design, Automation & Test in Europe (DATE), March 2014"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223134"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.61"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874814"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.63"},{"key":"e_1_3_2_1_15_1","volume-title":"38th International Symposium on Microarchitecture","author":"Blome J.","year":"2005","unstructured":"J. Blome , S. Mahlke , D. Bradley , and K. Flautner , \" A Microarchitectural Analysis of Soft Error Propagation in a Production-Level Embedded Microprocessor,\" Proceedings of the 1st Workshop on Architectural Reliability , 38th International Symposium on Microarchitecture , Barcelona, Spain , 2005 J. Blome, S. Mahlke, D. Bradley, and K. Flautner, \"A Microarchitectural Analysis of Soft Error Propagation in a Production-Level Embedded Microprocessor,\" Proceedings of the 1st Workshop on Architectural Reliability, 38th International Symposium on Microarchitecture, Barcelona, Spain, 2005"},{"volume-title":"DSN 2005","author":"Li X.","key":"e_1_3_2_1_16_1","unstructured":"X. Li , S. Adve , P. Bose , J. Rivers , \"SoftArch : An Architecture-Level Tool for Modeling and Analyzing Soft Errors \", DSN 2005 X. Li, S. Adve, P. Bose, J. Rivers, \"SoftArch: An Architecture-Level Tool for Modeling and Analyzing Soft Errors\", DSN 2005"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.9"},{"volume-title":"ISCA 2014","author":"Hari S.","key":"e_1_3_2_1_18_1","unstructured":"S. Hari , R. Venkatagiri , S. Adve , H. Naeimi , \"GangES : Gang Error Simulation for Hardware Resiliency Evaluation \", ISCA 2014 S. Hari, R. Venkatagiri, S. Adve, H. Naeimi, \"GangES: Gang Error Simulation for Hardware Resiliency Evaluation\", ISCA 2014"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"volume-title":"Proceedings of the 5th Workshop on Silicon Errors in Logic -- System Effects (SELSE) 2009","author":"Biswas A.","key":"e_1_3_2_1_20_1","unstructured":"A. Biswas , N. Soundararajan , S. Mukherjee , S. Gurumurthi , \" Quantized AVF : A Means of Capturing Vulnerability Variations over Small Windows of Time \", Proceedings of the 5th Workshop on Silicon Errors in Logic -- System Effects (SELSE) 2009 A. Biswas, N. Soundararajan, S. Mukherjee, S. Gurumurthi, \"Quantized AVF: A Means of Capturing Vulnerability Variations over Small Windows of Time\", Proceedings of the 5th Workshop on Silicon Errors in Logic -- System Effects (SELSE) 2009"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Waikiki Hawaii","acronym":"MICRO-48"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830829","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:40Z","timestamp":1750225720000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830829"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":20,"alternative-id":["10.1145\/2830772.2830829","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830829","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}