{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:18:35Z","timestamp":1763468315269,"version":"3.45.0"},"publisher-location":"New York, NY, USA","reference-count":63,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,12,5]],"date-time":"2016-12-05T00:00:00Z","timestamp":1480896000000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1217553"],"award-info":[{"award-number":["CCF-1217553"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006502","name":"Defense Sciences Office, DARPA","doi-asserted-by":"publisher","award":["N66001-14-1-4040"],"award-info":[{"award-number":["N66001-14-1-4040"]}],"id":[{"id":"10.13039\/100006502","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-2-0005"],"award-info":[{"award-number":["HR0011-13-2-0005"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research","doi-asserted-by":"publisher","award":["FA9550-14-1-0148"],"award-info":[{"award-number":["FA9550-14-1-0148"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,12,5]]},"DOI":"10.1145\/2830772.2830832","type":"proceedings-article","created":{"date-parts":[[2016,1,11]],"date-time":"2016-01-11T08:38:13Z","timestamp":1452501493000},"page":"686-698","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Coherence domain restriction on large scale systems"],"prefix":"10.1145","author":[{"given":"Yaosheng","family":"Fu","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tri M.","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Wentzlaff","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,12,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"F. Mueller \"A library implementation of POSIX threads under UNIX \" in In Proceedings of the USENIX Conference pp. 29--41 1993."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.40"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.89"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337213"},{"key":"e_1_3_2_1_6_1","first-page":"23","article-title":"TILE-Gx ManyCore Processor: Acceleration Interfaces and Architecture","author":"Ramey C.","year":"2011","unstructured":"C. Ramey, \"TILE-Gx ManyCore Processor: Acceleration Interfaces and Architecture,\" in Hot Chips 23, 2011.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_7_1","first-page":"108","volume-title":"IEEE International","author":"Howard J.","year":"2010","unstructured":"J. Howard et al., \"A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS,\" in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), IEEE International, pp. 108--109, 2010."},{"key":"e_1_3_2_1_8_1","first-page":"24","article-title":"Knights Corner, Intel's first Many Integrated Core (MIC) Architecture Product","author":"Chrysos G.","year":"2012","unstructured":"G. Chrysos, \"Knights Corner, Intel's first Many Integrated Core (MIC) Architecture Product,\" in Hot Chips 24, 2012.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/633625.52432"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106995"},{"key":"e_1_3_2_1_12_1","first-page":"312","volume-title":"dietrich Weber, and T. Mowry, \"Reducing Memory and traffic Requirements for Scalable Directory-Based Cache Coherence Schemes,\" in In International Conference on Parallel Processing","author":"Gupta A.","year":"1990","unstructured":"A. Gupta, W. dietrich Weber, and T. Mowry, \"Reducing Memory and traffic Requirements for Scalable Directory-Based Cache Coherence Schemes,\" in In International Conference on Parallel Processing, pp. 312--321, 1990."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854294"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250665"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306793"},{"key":"e_1_3_2_1_19_1","volume-title":"Our many-core benchmarks do not use that many cores,\" in Workshop on Duplicating, Deconstructing, and Debunking (WDDD)","author":"Bryan P. D.","year":"2009","unstructured":"P. D. Bryan, J. G. Beu, T. M. Conte, P. Faraboschi, and D. Ortega, \"Our many-core benchmarks do not use that many cores,\" in Workshop on Duplicating, Deconstructing, and Debunking (WDDD), vol. 6, p. 8, 2009."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155654"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337217"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2125903"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531805"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807132"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224076"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855741.1855745"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266672"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319162"},{"key":"e_1_3_2_1_32_1","first-page":"116","volume-title":"2014 IEEE International Symposium on","author":"Fu Y.","year":"2014","unstructured":"Y. Fu and D. Wentzlaff, \"PriME: A parallel and distributed simulator for thousand-core chips,\" in Performance Analysis of Systems and Software (ISPASS), 2014 IEEE International Symposium on, pp. 116--125, March 2014."},{"key":"e_1_3_2_1_33_1","unstructured":"\"Intel\u00aeXeon\u00aeProcessor E5-2670 v2 (25M Cache 2.50 GHz).\" http:\/\/ark.intel.com\/products\/75275\/Intel-Xeon-Processor-E5-2670-v2-25M-Cache-2_50-GHz."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339696"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/170390"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014856"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139676"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/1267074.1267084"},{"key":"e_1_3_2_1_43_1","volume-title":"A case for software managed coherence in manycore processors,\" in Poster session presented in th 2nd USENIX Workshop on Hot Topics in Parallelism","author":"Zhou X.","year":"2010","unstructured":"X. Zhou, H. Chen, S. Luo, Y. Gao, S. Yan, W. Liu, B. Lewis, and B. Saha, \"A case for software managed coherence in manycore processors,\" in Poster session presented in th 2nd USENIX Workshop on Hot Topics in Parallelism, 2010."},{"key":"e_1_3_2_1_44_1","first-page":"355","volume-title":"IEEE 14th International Symposium on","author":"Fensch C.","year":"2008","unstructured":"C. Fensch and M. Cintra, \"An OS-based alternative to full hardware coherence on tiled CMPs,\" in High Performance Computer Architecture (HPCA), IEEE 14th International Symposium on, pp. 355--366, IEEE, 2008."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555774"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451119"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694356"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.53"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485967"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.41"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/1782174.1782195"},{"key":"e_1_3_2_1_53_1","first-page":"147","volume-title":"IEEE International Symposium on","author":"Garc\u00eda E.","year":"2008","unstructured":"Ros, Alberto and Acacio, Manuel E. and Garc\u00eda, Jos\u00e9 M., \"DiCo-CMP: efficient cache coherency in tiled CMP architectures,\" in Parallel and Distributed Processing, IEEE International Symposium on, pp. 147--160, April 2008."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.11"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2258996.2259000"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.334"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_58_1","volume-title":"Technical Advances in the SGI\u00aeUV Architecture","author":"S. Corporation","year":"2012","unstructured":"S. Corporation, \"White Paper: Technical Advances in the SGI\u00aeUV Architecture,\" June 2012."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.5555\/645607.661490"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1993.289660"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1965724.1965751"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1294261.1294281"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.5555\/2482626.2482663"}],"event":{"name":"MICRO-48: The 48th Annual IEEE\/ACM International Symposium of Microarchitecture","sponsor":["IEEE Computer Society TC-uARCH","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Waikiki Hawaii","acronym":"MICRO-48"},"container-title":["Proceedings of the 48th International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830832","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830832","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2830772.2830832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:29:48Z","timestamp":1763458188000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2830772.2830832"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,5]]},"references-count":63,"alternative-id":["10.1145\/2830772.2830832","10.1145\/2830772"],"URL":"https:\/\/doi.org\/10.1145\/2830772.2830832","relation":{},"subject":[],"published":{"date-parts":[[2015,12,5]]},"assertion":[{"value":"2015-12-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}