{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:18:51Z","timestamp":1763468331738,"version":"3.45.0"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:00:00Z","timestamp":1489536000000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1318603"],"award-info":[{"award-number":["CCF-1318603"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2016,7,26]]},"abstract":"<jats:p>\n                    Recently, multigate field-effect transistors have started replacing traditional planar MOSFETs to keep pace with Moore\u2019s Law in deep submicron technology. Among different multigate transistors, FinFETs have become the preferred choice of the semiconductor industry owing to low fabrication cost, superior performance, lower leakage, and design flexibility. The back and front gates of a FinFET can either be shorted or remain independent, leading to two modes of operation: Shorted-Gate (SG) and Independent-Gate (IG). For a given mode of operation, the physical parameters of the FinFET can either be symmetric or asymmetric in nature. In this article, for the first time, we analyze multiparameter asymmetric SG FinFETs and illustrate their potential for implementing logic gates and circuits that are both ultra-low-leakage and high-performance simultaneously. We restrict this work to SG devices because IG FinFETs (symmetric\/asymmetric) suffer from severely degraded on-current, which makes them unattractive for high-performance designs. We first compare head-to-head all viable single- and multiparameter symmetric\/asymmetric SG FinFETs. Among all such FinFETs, the traditional SG (which are symmetric in nature), Asymmetric Workfunction Shorted-Gate (AWSG), and Asymmetric Workfunction-Underlap Shorted-Gate (AWUSG) FinFETs show the most promise. We characterize these devices under process variations in gate length (\n                    <jats:italic toggle=\"yes\">\n                      L\n                      <jats:sub>G<\/jats:sub>\n                    <\/jats:italic>\n                    ), fin thickness (\n                    <jats:italic toggle=\"yes\">\n                      T\n                      <jats:sub>SI<\/jats:sub>\n                    <\/jats:italic>\n                    ), gate-oxide thickness (\n                    <jats:italic toggle=\"yes\">\n                      T\n                      <jats:sub>OX<\/jats:sub>\n                    <\/jats:italic>\n                    ), gate underlap (\n                    <jats:italic toggle=\"yes\">\n                      L\n                      <jats:sub>UN<\/jats:sub>\n                    <\/jats:italic>\n                    ), and gate-workfunction (\u03a6\n                    <jats:sub>\n                      <jats:italic toggle=\"yes\">G<\/jats:italic>\n                    <\/jats:sub>\n                    ) as well as supply voltage (\n                    <jats:italic toggle=\"yes\">\n                      V\n                      <jats:sub>DD<\/jats:sub>\n                    <\/jats:italic>\n                    ) variations, followed by a gate-level leakage\/delay analysis at different temperatures. Although AWSG FinFETs consume very low leakage power, they do suffer from performance degradation relative to SG FinFETs. Similarly, our study reveals that no other single-parameter asymmetric FinFET provides a good combination of low-power and high-performance design. We show that gates\/circuits based on AWUSG FinFETs are faster, yet consume much less leakage power and less area than gates\/circuits based on traditional SG FinFETs. We observe 53.4% (30.2%) maximum (average) reduction in total power at temperature\n                    <jats:italic toggle=\"yes\">T<\/jats:italic>\n                    = 348\n                    <jats:italic toggle=\"yes\">K<\/jats:italic>\n                    while meeting the same delay constraint, with 14.2% (13.5%) reduction in area for AWUSG circuits relative to SG circuits. At\n                    <jats:italic toggle=\"yes\">T<\/jats:italic>\n                    = 373\n                    <jats:italic toggle=\"yes\">K<\/jats:italic>\n                    , we see 68.6% (46.9%) maximum (average) reduction in total power.\n                  <\/jats:p>","DOI":"10.1145\/2832913","type":"journal-article","created":{"date-parts":[[2016,3,18]],"date-time":"2016-03-18T09:50:44Z","timestamp":1458294644000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Ultra-Low-Leakage and High-Performance Logic Circuit Design Using Multiparameter Asymmetric FinFETs"],"prefix":"10.1145","volume":"12","author":[{"given":"Sourindra M.","family":"Chaudhuri","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]}],"member":"320","published-online":{"date-parts":[[2016,3,15]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147020"},{"key":"e_1_2_1_2_1","doi-asserted-by":"crossref","unstructured":"D. Bhattacharya and N. K. Jha. 2014. FinFETs: From devices to architectures. Advances in Electronics (Sep. 2014).","DOI":"10.1155\/2014\/365689"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227850"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252031"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2567670"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.89"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.77"},{"key":"e_1_2_1_8_1","first-page":"10","article-title":"Novel high-density low-power logic circuit techniques using DG devices","volume":"52","author":"Chiang M. H.","year":"2005","unstructured":"M. H. Chiang, K. Kim, C. Tretz, and C. T. Chuang. 2005. Novel high-density low-power logic circuit techniques using DG devices. IEEE Electronic Device Letter 52, 10 (Oct. 2005), 2339--2342.","journal-title":"IEEE Electronic Device Letter"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326230"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.42.2073"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2331190"},{"key":"e_1_2_1_12_1","doi-asserted-by":"crossref","unstructured":"T. Ghani K. Mistry P. Packan M. Armstrong S. Thompson S. Tyagi and M. Bohr. 2001. Asymmetric source\/drain extension transistor structure for high performance sub-50 nm gate length CMOS devices. VLSI Technology (Jun. 2001) 17--18.","DOI":"10.1109\/VLSIT.2001.934925"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2090421"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755905"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909809"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588544"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.277381"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the International Electronic Device Meeting 19","author":"Kedzierski J.","year":"2001","unstructured":"J. Kedzierski et al. 2001. High-performance symmetric-gate and CMOS compatible Vt asymmetric-gate FinFET devices. In Proceedings of the International Electronic Device Meeting 19.5.1--19.5.4."},{"volume-title":"Proceedings of the International SOI Conference. 119--121","author":"Kumar A.","key":"e_1_2_1_19_1","unstructured":"A. Kumar, B. A. Minch, and S. Tiwari. 2004. Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs. In Proceedings of the International SOI Conference. 119--121."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2260569"},{"volume-title":"Proceedings of the IEEE International Symposium on Quality Electronic Design. 347--355","author":"Mishra P.","key":"e_1_2_1_21_1","unstructured":"P. Mishra, A. N. Bhoj, and N. K. Jha. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the IEEE International Symposium on Quality Electronic Design. 347--355."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543438.1543440"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169678"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design. 560--567","author":"Muttreja A.","key":"e_1_2_1_24_1","unstructured":"A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the IEEE International Conference on Computer Design. 560--567."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"volume-title":"Proceedings of the IEEE International SOC Conference. 211--214","author":"Ouyang J.","key":"e_1_2_1_26_1","unstructured":"J. Ouyang and Y. Xie. 2008. Power optimization for FinFET based circuits using genetic algorithms. In Proceedings of the IEEE International SOC Conference. 211--214."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.79"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147047"},{"key":"e_1_2_1_29_1","unstructured":"Synopsys. 2011. Sentaurus TCAD Manual. Retrieved from http:\/\/www.synopsys.com."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2352354"},{"volume-title":"Proceedings of the International Conference on Microelectronics. 175--178","author":"Tawfik S. A.","key":"e_1_2_1_31_1","unstructured":"S. A. Tawfik and V. Kursun. 2007. High speed FinFET domino logic circuits using independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise. In Proceedings of the International Conference on Microelectronics. 175--178."},{"volume-title":"Proceedings of the 44th European Solid-State Device Research Conference. 349--352","author":"Wang X.","key":"e_1_2_1_32_1","unstructured":"X. Wang, B. Cheng, A. R. Brown, C. Millar, and A. Asenov. 2014. Accurate simulations of the interplay between process and statistical variability for nanoscale FinFET-based SRAM cell stability. In Proceedings of the 44th European Solid-State Device Research Conference. 349--352."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2267745"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.807373"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703430"},{"key":"e_1_2_1_36_1","article-title":"Sensitivity of double-gate and FinFET devices to process variations","author":"Xiong S.","year":"2003","unstructured":"S. Xiong and J. Bokor. 2003. Sensitivity of double-gate and FinFET devices to process variations. IEEE Transactions on Electronic Devices 50 (Nov. 2003), 2255--2261.","journal-title":"IEEE Transactions on Electronic Devices 50"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the IEEE Symposium on VLSI Technology. 14--15","author":"Yamashita T.","year":"2011","unstructured":"T. Yamashita et al. 2011. Sub-25nm FinFET with advanced fin formation and short channel effect engineering. In Proceedings of the IEEE Symposium on VLSI Technology. 14--15."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2832913","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2832913","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2832913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:19:23Z","timestamp":1763457563000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2832913"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,15]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,7,26]]}},"alternative-id":["10.1145\/2832913"],"URL":"https:\/\/doi.org\/10.1145\/2832913","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2016,3,15]]},"assertion":[{"value":"2015-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-09-01","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-03-15","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}