{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T05:30:36Z","timestamp":1768455036758,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,11,15]],"date-time":"2015-11-15T00:00:00Z","timestamp":1447545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,11,15]]},"DOI":"10.1145\/2833179.2833185","type":"proceedings-article","created":{"date-parts":[[2015,11,18]],"date-time":"2015-11-18T13:42:32Z","timestamp":1447854152000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Generalised vectorisation for sparse matrix"],"prefix":"10.1145","author":[{"given":"A. N.","family":"Yzelman","sequence":"first","affiliation":[{"name":"ExaScience Life Lab, KU Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,11,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654078"},{"key":"e_1_3_2_1_2_1","volume-title":"DTIC Document","author":"Blelloch G. E.","year":"1993","unstructured":"G. E. Blelloch , M. A. Heroux , and M. Zagha . Segmented operations for sparse matrix computation on vector multiprocessors. Technical report , DTIC Document , 1993 . G. E. Blelloch, M. A. Heroux, and M. Zagha. Segmented operations for sparse matrix computation on vector multiprocessors. Technical report, DTIC Document, 1993."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1583991.1584053"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"D.\n      Caballero A.\n      Duran and \n      X.\n      Martorell\n  . \n  An OpenMP barrier using SIMD instructions for Intel Xeon Phi coprocessor\n  . In A. P. Rendell B. M. Chapman and M. S. M\u00fcller editors OpenMP in the Era of Low Power Devices and Accelerators volume \n  8122\n   of \n  Lecture Notes in Computer Science pages \n  99\n  --\n  113\n  . \n  Springer Berlin Heidelberg 2013\n  .  D. Caballero A. Duran and X. Martorell. An OpenMP barrier using SIMD instructions for Intel Xeon Phi coprocessor. In A. P. Rendell B. M. Chapman and M. S. M\u00fcller editors OpenMP in the Era of Low Power Devices and Accelerators volume 8122 of Lecture Notes in Computer Science pages 99--113. Springer Berlin Heidelberg 2013.","DOI":"10.1007\/978-3-642-40698-0_8"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/11428831_13"},{"key":"e_1_3_2_1_6_1","volume-title":"Oak Ridge National Laboratory","author":"Dongarra J.","year":"1994","unstructured":"J. Dongarra , A. Lumsdaine , X. Niu , R. Pozo , and K. Remington . A sparse matrix library in C++ for high performance architectures. Technical report , Oak Ridge National Laboratory , 1994 . J. Dongarra, A. Lumsdaine, X. Niu, R. Pozo, and K. Remington. A sparse matrix library in C++ for high performance architectures. Technical report, Oak Ridge National Laboratory, 1994."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1137\/130930352"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465013"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2014.7097819"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331562"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2695"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55224-3_52"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/16\/1\/071"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2008.12.006"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555255"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1137\/080733243"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2011.08.004"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-013-0262-9"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.31"}],"event":{"name":"SC15: The International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Austin Texas","acronym":"SC15","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 5th Workshop on Irregular Applications: Architectures and Algorithms"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2833179.2833185","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2833179.2833185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:07:21Z","timestamp":1750223241000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2833179.2833185"}},"subtitle":["vector multiplication"],"short-title":[],"issued":{"date-parts":[[2015,11,15]]},"references-count":19,"alternative-id":["10.1145\/2833179.2833185","10.1145\/2833179"],"URL":"https:\/\/doi.org\/10.1145\/2833179.2833185","relation":{},"subject":[],"published":{"date-parts":[[2015,11,15]]},"assertion":[{"value":"2015-11-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}