{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:24:08Z","timestamp":1759332248319,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,11,4]],"date-time":"2015-11-04T00:00:00Z","timestamp":1446595200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,11,4]]},"DOI":"10.1145\/2834848.2834861","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T19:03:51Z","timestamp":1448910231000},"page":"119-128","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Efficient context switching for the stack cache"],"prefix":"10.1145","author":[{"given":"Sahar","family":"Abbaspour","sequence":"first","affiliation":[{"name":"Tech. University of Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Brandner","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Saclay"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amine","family":"Naji","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Saclay"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mathieu","family":"Jan","sequence":"additional","affiliation":[{"name":"CEA, LIST Embedded Real Time, Systems Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2015,11,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2013.6913225"},{"key":"e_1_3_2_1_2_1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"Aho A. V.","year":"2006","unstructured":"A. V. Aho , M. S. Lam , R. Sethi , and J. D. Ullman . Compilers: Principles, Techniques, and Tools . Addison-Wesley , 2 nd edition, 2006 . A. V. Aho, M. S. Lam, R. Sethi, and J. D. Ullman. Compilers: Principles, Techniques, and Tools. Addison-Wesley, 2nd edition, 2006.","edition":"2"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2009.21"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9152-2"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485545"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2010.5551378"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2516821.2516828"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.689649"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1966221.1966236"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2010.33"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"e_1_3_2_1_14_1","volume-title":"Time-Predictable Architectures","author":"Rochange C.","year":"2014","unstructured":"C. Rochange , S. Uhrig , and P. Sainrat . Time-Predictable Architectures . ISTE Wiley , 2014 . C. Rochange, S. Uhrig, and P. Sainrat. Time-Predictable Architectures. ISTE Wiley, 2014."},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. of the Junior Researcher Workshop on Real-Time Computing.","author":"Abbaspour S.","year":"2014","unstructured":"S. Abbaspour and F. Brandner . Alignment of memory transfers of a time-predictable stack cache . In Proc. of the Junior Researcher Workshop on Real-Time Computing. 2014 . S. Abbaspour and F. Brandner. Alignment of memory transfers of a time-predictable stack cache. In Proc. of the Junior Researcher Workshop on Real-Time Computing. 2014."},{"key":"e_1_3_2_1_16_1","first-page":"83","volume-title":"Proc. of the Workshop on Worst-Case Execution Time Analysis","volume":"39","author":"Abbaspour S.","year":"2014","unstructured":"S. Abbaspour , A. Jordan , and F. Brandner . Lazy spilling for a time-predictable stack cache: Implementation and analysis . In Proc. of the Workshop on Worst-Case Execution Time Analysis , volume 39 of OASICS, pages 83 -- 92 , 2014 . S. Abbaspour, A. Jordan, and F. Brandner. Lazy spilling for a time-predictable stack cache: Implementation and analysis. In Proc. of the Workshop on Worst-Case Execution Time Analysis, volume 39 of OASICS, pages 83--92, 2014."},{"key":"e_1_3_2_1_17_1","first-page":"11","volume-title":"Proc. of Bringing Theory to Practice: Predictability and Performance in Embedded Systems","volume":"18","author":"Schoeberl M.","year":"2011","unstructured":"M. Schoeberl , P. Schleuniger , W. Puffitsch , F. Brandner , C. Probst , S. Karlsson , and T. Thorn . Towards a time-predictable dual-issue microprocessor: The patmos approach . In Proc. of Bringing Theory to Practice: Predictability and Performance in Embedded Systems , volume 18 , pages 11 -- 21 . OASICS, 2011 . M. Schoeberl, P. Schleuniger, W. Puffitsch, F. Brandner, C. Probst, S. Karlsson, and T. Thorn. Towards a time-predictable dual-issue microprocessor: The patmos approach. In Proc. of Bringing Theory to Practice: Predictability and Performance in Embedded Systems, volume 18, pages 11--21. OASICS, 2011."},{"key":"e_1_3_2_1_18_1","volume-title":"Dribbling registers: A mechanism for reducing context switch latency in large-scale multiprocessors. Technical report","author":"Soundararajan V.","year":"1992","unstructured":"V. Soundararajan and A. Agarwal . Dribbling registers: A mechanism for reducing context switch latency in large-scale multiprocessors. Technical report , 1992 . V. Soundararajan and A. Agarwal. Dribbling registers: A mechanism for reducing context switch latency in large-scale multiprocessors. Technical report, 1992."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.8"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013287"}],"event":{"name":"RTNS '15: 23rd International Conference on Real-Time Networks and Systems","acronym":"RTNS '15","location":"Lille France"},"container-title":["Proceedings of the 23rd International Conference on Real Time and Networks Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2834848.2834861","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2834848.2834861","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:18Z","timestamp":1750225398000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2834848.2834861"}},"subtitle":["implementation and analysis"],"short-title":[],"issued":{"date-parts":[[2015,11,4]]},"references-count":19,"alternative-id":["10.1145\/2834848.2834861","10.1145\/2834848"],"URL":"https:\/\/doi.org\/10.1145\/2834848.2834861","relation":{},"subject":[],"published":{"date-parts":[[2015,11,4]]},"assertion":[{"value":"2015-11-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}