{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:15Z","timestamp":1750306455764,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,11,4]],"date-time":"2015-11-04T00:00:00Z","timestamp":1446595200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,11,4]]},"DOI":"10.1145\/2834848.2834872","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T19:03:51Z","timestamp":1448910231000},"page":"193-202","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["WCET analysis for multi-core processors with shared buses and event-driven bus arbitration"],"prefix":"10.1145","author":[{"given":"Michael","family":"Jacobs","sequence":"first","affiliation":[{"name":"Saarland University, Saarbr\u00fccken, Germany"}]},{"given":"Sebastian","family":"Hahn","sequence":"additional","affiliation":[{"name":"Saarland University, Saarbr\u00fccken, Germany"}]},{"given":"Sebastian","family":"Hack","sequence":"additional","affiliation":[{"name":"Saarland University, Saarbr\u00fccken, Germany"}]}],"member":"320","published-online":{"date-parts":[[2015,11,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"e_1_3_2_1_2_1","unstructured":"S. Thesing \"Safe and precise WCET determination by abstract interpretation of pipeline models \" Ph.D. dissertation 2004.  S. Thesing \"Safe and precise WCET determination by abstract interpretation of pipeline models \" Ph.D. dissertation 2004."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-006-9205-5"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40184-8_3"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.24"},{"key":"e_1_3_2_1_6_1","first-page":"741","volume-title":"Automation and Test in Europe","author":"Pellizzoni R.","year":"2010"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.28"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380356.2380372"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.26"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217570"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/18.61109"},{"key":"e_1_3_2_1_12_1","unstructured":"J. Gustafsson etal \"The m\u00e4lardalen WCET benchmarks - past present and future \" in Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis 2010.  J. Gustafsson et al. \"The m\u00e4lardalen WCET benchmarks - past present and future \" in Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2752801.2752805"},{"volume-title":"Eds.","year":"2014","author":"Kelter T.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9160-2"},{"key":"e_1_3_2_1_16_1","first-page":"125","volume-title":"2014 IEEE 20th","author":"Nagar K.","year":"2014"},{"key":"e_1_3_2_1_17_1","unstructured":"I. J. Stein \"Ilp-based path analysis on abstract pipeline state graphs \" Ph.D. dissertation 2010.  I. J. Stein \"Ilp-based path analysis on abstract pipeline state graphs \" Ph.D. dissertation 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-31987-0_2"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/647165.760063"},{"key":"e_1_3_2_1_21_1","unstructured":"J. L. Hennessy and D. A. Patterson Computer Architecture: A Quantitative Approach 5th ed. 2011.   J. L. Hennessy and D. A. Patterson Computer Architecture: A Quantitative Approach 5th ed. 2011."}],"event":{"name":"RTNS '15: 23rd International Conference on Real-Time Networks and Systems","acronym":"RTNS '15","location":"Lille France"},"container-title":["Proceedings of the 23rd International Conference on Real Time and Networks Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2834848.2834872","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2834848.2834872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:43:19Z","timestamp":1750225399000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2834848.2834872"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11,4]]},"references-count":20,"alternative-id":["10.1145\/2834848.2834872","10.1145\/2834848"],"URL":"https:\/\/doi.org\/10.1145\/2834848.2834872","relation":{},"subject":[],"published":{"date-parts":[[2015,11,4]]},"assertion":[{"value":"2015-11-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}