{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:14:31Z","timestamp":1750306471906,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2015,10,29]],"date-time":"2015-10-29T00:00:00Z","timestamp":1446076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2015,10,29]]},"DOI":"10.1145\/2835043.2835059","type":"proceedings-article","created":{"date-parts":[[2015,12,30]],"date-time":"2015-12-30T13:13:44Z","timestamp":1451481224000},"page":"19-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Reliability on Top of Best Effort Delivery"],"prefix":"10.1145","author":[{"given":"Biswajit","family":"Bhowmik","sequence":"first","affiliation":[{"name":"Dept. of Comp. Sc. & Engg., Indian Institute of Technology, Guwahati, India, 781039"}]},{"given":"Jatindra Kumar","family":"Deka","sequence":"additional","affiliation":[{"name":"Dept. of Comp. Sc. & Engg., Indian Institute of Technology, Guwahati, India, 781039"}]},{"given":"Santosh","family":"Biswas","sequence":"additional","affiliation":[{"name":"Dept. of Comp. Sc. & Engg., Indian Institute of Technology, Guwahati, India, 781039"}]}],"member":"320","published-online":{"date-parts":[[2015,10,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818797"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ANTS.2014.7057268"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/SMC.2015.141"},{"volume-title":"Control and Automation (MED 2015), 2015 IEEE 23rd Mediterranean Conference on","author":"Biswajit B.","key":"e_1_3_2_1_4_1","unstructured":"B. Biswajit , S. Biswas , and J. K. Deka . A packet address driven test strategy for stuck-at faults in networks-on-chip interconnects . In Control and Automation (MED 2015), 2015 IEEE 23rd Mediterranean Conference on , Torremolinos, Spain. B. Biswajit, S. Biswas, and J. K. Deka. A packet address driven test strategy for stuck-at faults in networks-on-chip interconnects. In Control and Automation (MED 2015), 2015 IEEE 23rd Mediterranean Conference on, Torremolinos, Spain."},{"key":"e_1_3_2_1_5_1","volume-title":"2015 27th IEEE Tenth Region Conference (IEEE TENCON 2015)","author":"Biswajit B.","year":"2015","unstructured":"B. Biswajit , S. Biswas , and J. K. Deka . A matrix model for redefining and testing noc interconnect shorts . In 2015 27th IEEE Tenth Region Conference (IEEE TENCON 2015) , Macau, China , November 2015 . B. Biswajit, S. Biswas, and J. K. Deka. A matrix model for redefining and testing noc interconnect shorts. In 2015 27th IEEE Tenth Region Conference (IEEE TENCON 2015), Macau, China, November 2015."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.22"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.62"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437574"},{"key":"e_1_3_2_1_9_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2003 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2003."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5035-1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907263"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.44"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5246-3"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2010.5550355"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071475"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999965"},{"key":"e_1_3_2_1_17_1","first-page":"223","volume-title":"SOC Conference, 2004. Proceedings. IEEE International","author":"Kim J.-S.","year":"2004","unstructured":"J.-S. Kim , M.-S. Hwang , S. Roh , J.-Y. Lee , K. Lee , S.-J. Lee , and H.-J. Yoo . On-chip network based embedded core testing . In SOC Conference, 2004. Proceedings. IEEE International , pages 223 -- 226 , Sept 2004 . J.-S. Kim, M.-S. Hwang, S. Roh, J.-Y. Lee, K. Lee, S.-J. Lee, and H.-J. Yoo. On-chip network based embedded core testing. In SOC Conference, 2004. Proceedings. IEEE International, pages 223--226, Sept 2004."},{"key":"e_1_3_2_1_18_1","first-page":"96","volume-title":"Maximal diagnosis for wiring networks","author":"Lien J.-C.","year":"1991","unstructured":"J.-C. Lien and M. A. Breuer . Maximal diagnosis for wiring networks . pages 96 -- 105 , 1991 . J.-C. Lien and M. A. Breuer. Maximal diagnosis for wiring networks. pages 96--105, 1991."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.09.001"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.06.002"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1191824.1192189"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593141"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.407000"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.41"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232240"},{"key":"e_1_3_2_1_26_1","volume-title":"VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon)","author":"Wang L.-T.","year":"2006","unstructured":"L.-T. Wang , C.-W. Wu , and X. Wen . VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2006 . L.-T. Wang, C.-W. Wu, and X. Wen. VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2006."}],"event":{"name":"Compute '15: 8th Annual ACM India Conference","sponsor":["ACM India ACM India"],"location":"Ghaziabad India","acronym":"Compute '15"},"container-title":["Proceedings of the 8th Annual ACM India Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2835043.2835059","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2835043.2835059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:09Z","timestamp":1750225689000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2835043.2835059"}},"subtitle":["Maximal Connectivity Test on NoC Interconnects"],"short-title":[],"issued":{"date-parts":[[2015,10,29]]},"references-count":26,"alternative-id":["10.1145\/2835043.2835059","10.1145\/2835043"],"URL":"https:\/\/doi.org\/10.1145\/2835043.2835059","relation":{},"subject":[],"published":{"date-parts":[[2015,10,29]]},"assertion":[{"value":"2015-10-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}