{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T00:06:27Z","timestamp":1774569987885,"version":"3.50.1"},"reference-count":41,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2016,1,6]],"date-time":"2016-01-06T00:00:00Z","timestamp":1452038400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"SRC STARnet Centers"},{"name":"Center for Future Architectures Research"},{"name":"MARCO and DARPA"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2016,1,7]]},"abstract":"<jats:p>Stacked memory modules are likely to be tightly integrated with the processor. It is vital that these memory modules operate reliably, as memory failure can require the replacement of the entire socket. To make matters worse, stacked memory designs are susceptible to newer failure modes (e.g., due to faulty through-silicon vias, or TSVs) that can cause large portions of memory, such as a bank, to become faulty. To avoid data loss from large-granularity failures, the memory system may use symbol-based codes that stripe the data for a cache line across several banks (or channels). Unfortunately, such data-striping reduces memory-level parallelism, causing significant slowdown and higher power consumption.<\/jats:p>\n          <jats:p>\n            This article proposes\n            <jats:italic>Citadel<\/jats:italic>\n            , a robust memory architecture that allows the memory system to retain each cache line within one bank. By retaining cache lines within banks, Citadel enables a high-performance and low-power memory system and also efficiently protects the stacked memory system from large-granularity failures. Citadel consists of three components;\n            <jats:italic>TSV-Swap<\/jats:italic>\n            , which can tolerate both faulty data-TSVs and faulty address-TSVs; Tri-Dimensional Parity (3DP), which can tolerate column failures, row failures, and bank failures; and\n            <jats:italic>Dynamic Dual-Granularity Sparing (DDS)<\/jats:italic>\n            , which can mitigate permanent faults by dynamically sparing faulty memory regions either at a row granularity or at a bank granularity. Our evaluations with real-world data for DRAM failures show that Citadel provides performance and power similar to maintaining the entire cache line in the same bank, and yet provides 700 \u00d7 higher reliability than ChipKill-like ECC codes.\n          <\/jats:p>","DOI":"10.1145\/2840807","type":"journal-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T14:04:54Z","timestamp":1452175494000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Citadel"],"prefix":"10.1145","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1732-4314","authenticated-orcid":false,"given":"Prashant J.","family":"Nair","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"}]},{"given":"David A.","family":"Roberts","sequence":"additional","affiliation":[{"name":"AMD Research, Advanced Micro Devices Inc."}]},{"given":"Moinuddin K.","family":"Qureshi","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"}]}],"member":"320","published-online":{"date-parts":[[2016,1,6]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"e_1_2_1_3_1","unstructured":"Jay Bolaria. 2011. Micron reinvents DRAM memory. In Microprocessor Report (MPR).  Jay Bolaria. 2011. Micron reinvents DRAM memory. In Microprocessor Report (MPR)."},{"key":"e_1_2_1_4_1","unstructured":"Hybrid Memory Cube Consortium. 2013. Hybrid Memory Cube Specification 1.0. Retrieved from hybridmemorycube.org.  Hybrid Memory Cube Consortium. 2013. Hybrid Memory Cube Specification 1.0. Retrieved from hybridmemorycube.org."},{"key":"e_1_2_1_5_1","unstructured":"Roberts David and Nair Prashant. 2014. FaultSim: A fast configurable memory-resilience simulator. In The Memory Forum: In conjunction with ISCA-41.  Roberts David and Nair Prashant. 2014. FaultSim: A fast configurable memory-resilience simulator. In The Memory Forum: In conjunction with ISCA-41."},{"key":"e_1_2_1_7_1","unstructured":"Manek Dubash. 2004. Not hot swap but \u201cfail in place.\u201d In TechWorld. Retrieved from http:\/\/features.techworld.com\/storage\/960\/not-hot-swap-but-fail-in-place\/.  Manek Dubash. 2004. Not hot swap but \u201cfail in place.\u201d In TechWorld. Retrieved from http:\/\/features.techworld.com\/storage\/960\/not-hot-swap-but-fail-in-place\/."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_2_1_9_1","unstructured":"Tim Hollis. 2012. Modeling and simulation challenges in 3D memories. In DesignCon.  Tim Hollis. 2012. Modeling and simulation challenges in 3D memories. In DesignCon."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1870967"},{"key":"e_1_2_1_11_1","unstructured":"JEDEC. 2011. JS Choi DDR4 Mini-Workshop. Retrieved from http:\/\/jedec.org\/sites\/default\/files\/JS Choi DDR4 miniWorkshop.pdf.  JEDEC. 2011. JS Choi DDR4 Mini-Workshop. Retrieved from http:\/\/jedec.org\/sites\/default\/files\/JS Choi DDR4 miniWorkshop.pdf."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503243"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 793--798","author":"Jiang Li","unstructured":"Li Jiang , Qiang Xu , and B. Eklow . 2012. On effective TSV repair for 3D-stacked ICs . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 793--798 . Li Jiang, Qiang Xu, and B. Eklow. 2012. On effective TSV repair for 3D-stacked ICs. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE). 793--798."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977342"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746413"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738239"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063445"},{"key":"e_1_2_1_18_1","unstructured":"S. Lin and D. J. Costello Jr. 2004. Error Control Coding: Fundamentals and Applications. Prentice Hall Englewood Cliffs NJ.   S. Lin and D. J. Costello Jr. 2004. Error Control Coding: Fundamentals and Applications. Prentice Hall Englewood Cliffs NJ."},{"key":"e_1_2_1_19_1","unstructured":"Micron 2007. Calculating Memory System Power for DDR3. Micron.  Micron 2007. Calculating Memory System Power for DDR3. Micron."},{"key":"e_1_2_1_20_1","unstructured":"Micron 2010. MT41J512M4:8Gb QuadDie DDR3 SDRAM Rev. A 03\/11. Micron.  Micron 2010. MT41J512M4:8Gb QuadDie DDR3 SDRAM Rev. A 03\/11. Micron."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.57"},{"key":"e_1_2_1_23_1","unstructured":"John Nerl Ken Pomaranski Gary Gostin Andrew Walton and David Soper. 2007. System and method for applying error correction code (ECC) erasure mode and clearing recorded information from a page deallocation table. In US 7313749 B2 - Patent.  John Nerl Ken Pomaranski Gary Gostin Andrew Walton and David Soper. 2007. System and method for applying error correction code (ECC) erasure mode and clearing recorded information from a page deallocation table. In US 7313749 B2 - Patent."},{"key":"e_1_2_1_24_1","unstructured":"John Nerl Ken Pomaranski Gary Gostin Andrew Walton and David Soper. 2008. System and method for controlling application of an error correction code (ECC) algorithm in a memory subsystem. In US 7437651 B2 - Patent.  John Nerl Ken Pomaranski Gary Gostin Andrew Walton and David Soper. 2008. System and method for controlling application of an error correction code (ECC) algorithm in a memory subsystem. In US 7437651 B2 - Patent."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"e_1_2_1_26_1","doi-asserted-by":"crossref","unstructured":"J. Thomas Pawlowski. 2011. Hybrid Memory Cube (HMC). In HOT-CHIPS.  J. Thomas Pawlowski. 2011. Hybrid Memory Cube (HMC). In HOT-CHIPS.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287814"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302862"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2009.4"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the 1999 Symposium on VLSI Circuits. 127--130","author":"Shiratake S.","year":"1999","unstructured":"S. Shiratake , K. Tsuchida , H. Toda , H. Kuyama , M. Wada , F. Kouno , T. Inaba , H. Akita , and K. Isobe . 1999. A pseudo multi-bank DRAM with categorized access sequence . In Proceedings of the 1999 Symposium on VLSI Circuits. 127--130 . DOI:http:\/\/dx.doi.org\/10.1109\/VLSIC. 1999 .797260 10.1109\/VLSIC.1999.797260 S. Shiratake, K. Tsuchida, H. Toda, H. Kuyama, M. Wada, F. Kouno, T. Inaba, H. Akita, and K. Isobe. 1999. A pseudo multi-bank DRAM with categorized access sequence. In Proceedings of the 1999 Symposium on VLSI Circuits. 127--130. DOI:http:\/\/dx.doi.org\/10.1109\/VLSIC.1999.797260"},{"key":"e_1_2_1_32_1","unstructured":"Silicon Power 2010. DDR3 ECC Unbuffered DIMM Spec Sheet. Silicon Power.  Silicon Power 2010. DDR3 ECC Unbuffered DIMM Spec Sheet. Silicon Power."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485958"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 2012 International Conference on High Performance Computing, Networking, Storage and Analysis (SC\u201912)","author":"Sridharan V.","unstructured":"V. Sridharan and D. Liberty . 2012. A study of DRAM failures in the field . In Proceedings of the 2012 International Conference on High Performance Computing, Networking, Storage and Analysis (SC\u201912) . 1--11. V. Sridharan and D. Liberty. 2012. A study of DRAM failures in the field. In Proceedings of the 2012 International Conference on High Performance Computing, Networking, Storage and Analysis (SC\u201912). 1--11."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"e_1_2_1_36_1","unstructured":"JEDEC Standard. 2013. High Bandwidth Memory (HBM) DRAM. In JESD235.  JEDEC Standard. 2013. High Bandwidth Memory (HBM) DRAM. In JESD235."},{"key":"e_1_2_1_37_1","unstructured":"Tezzaron Semiconductor. 2010. Octopus 8-Port DRAM for Die-Stack Applications: TSC100801\/2\/4. Tezzaron Semiconductor.  Tezzaron Semiconductor. 2010. Octopus 8-Port DRAM for Die-Stack Applications: TSC100801\/2\/4. Tezzaron Semiconductor."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.595583"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542308"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337163"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2840807","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2840807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:53:47Z","timestamp":1750222427000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2840807"}},"subtitle":["Efficiently Protecting Stacked Memory from TSV and Large Granularity Failures"],"short-title":[],"issued":{"date-parts":[[2016,1,6]]},"references-count":41,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,1,7]]}},"alternative-id":["10.1145\/2840807"],"URL":"https:\/\/doi.org\/10.1145\/2840807","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1,6]]},"assertion":[{"value":"2015-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-01-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}